- Mar 27, 2013
-
-
Tom Rini authored
This is not called outside of env_callback.c so mark static, remove from <env_callback.h> Cc: Joe Hershberger <joe.hershberger@ni.com> Signed-off-by:
Tom Rini <trini@ti.com> Acked-by:
Joe Hershberger <joe.hershberger@ni.com>
-
Stephen Warren authored
This allows: MAKEALL -s tegra to replace: MAKEALL -s tegra20 -s tegra30 -s tegra114 The following also works: MAKEALL -s tegra -s omap Signed-off-by:
Stephen Warren <swarren@nvidia.com>
-
- Mar 20, 2013
-
-
git://git.denx.de/u-boot-x86Tom Rini authored
-
- Mar 19, 2013
-
-
Simon Glass authored
The verify code is broken on archs with signed char. Fix it. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This command is useful for measuring SPI flash load times and the like. Enable gettime as well to obtain absolute time tick values. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Turn on SPI flash support and related commands. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Add a memory-mapped 8GB SPI chip. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
It is possible that our PCI bus will provide the SPI controller, so change the init order to make this work. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Enable device tree control of SPI flash, and use this to implement memory-mapped SPI flash, which is supported on Intel chips. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This SPI controller can only write 64 bytes at a time. Add this restriction in so that 'sf write' works correct for blocks larger than 64 bytes. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Some SPI flash controllers (e.g. Intel ICH) have a limit on the number of bytes that can be in a write transaction. Support this by breaking the writes into multiple transactions. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Some SPI controllers (e.g. Intel ICH) have a limit on the number of SPI bytes that can be written at a time. Add this as a parameter so that clients of the SPI interface can respect this value. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This supports Intel ICH7/9. The Intel controller is a little unusual in that it is mostly intended for use with SPI flash, and has some optimisations and features specifically for that application. In particular it is not possible to support ongoing transactions that continue over many calls with SPI_XFER_BEGIN and SPI_XFER_END. This driver supports writes of up to 64 bytes at a time, the limit for the controller. Future work will improve this. Signed-off-by:
Bernie Thompson <bhthompson@chromium.org> Signed-off-by:
Duncan Laurie <dlaurie@chromium.org> Signed-off-by:
Bill Richardson <wfrichar@chromium.org> Signed-off-by:
Vadim Bendebury <vbendeb@chromium.org> Signed-off-by:
Gabe Black <gabeblack@chromium.org> Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Rather than each device having its own way to allocate a SPI flash structure, use the new allocation function everywhere. This will make it easier to extend the interface without breaking devices. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
At present it is difficult to extend the SPI flash structure since all devices allocate it themselves, and few of them zero all fields. Add a new function spi_flash_alloc() which can be used by SPI devices to perform this allocation, and thus ensure that all devices can better cope with SPI structure changes. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Rather than each driver having its own way to allocate a SPI slave, use the new allocation function everywhere. This will make it easier to extend the interface without breaking drivers. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
At present it is difficult to extend the SPI structure since all drivers allocate it themselves, and few of them zero all fields. Add a new function spi_alloc_slave() which can be used by SPI drivers to perform this allocation, and thus ensure that all drivers can better cope with SPI structure changes. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
It is common to have a "reg = <address size>" property in the FDT. Add a function to handle this, similar to the existing fdtdec_get_addr(); Signed-off-by:
Simon Glass <sjg@chromium.org>
-
- Mar 18, 2013
-
-
git://git.denx.de/u-boot-usbTom Rini authored
-
git://git.denx.de/u-boot-armTom Rini authored
Albert's rework of the linker scripts conflicted with Simon's making everyone use __bss_end. We also had a minor conflict over README.scrapyard being added to in mainline and enhanced in u-boot-arm/master with proper formatting. Conflicts: arch/arm/cpu/ixp/u-boot.lds arch/arm/cpu/u-boot.lds arch/arm/lib/Makefile board/actux1/u-boot.lds board/actux2/u-boot.lds board/actux3/u-boot.lds board/dvlhost/u-boot.lds board/freescale/mx31ads/u-boot.lds doc/README.scrapyard include/configs/tegra-common.h Build tested for all of ARM and run-time tested on am335x_evm. Signed-off-by:
Tom Rini <trini@ti.com>
-
Vincent Palatin authored
Use the ability to have several active EHCI controller on a system in the PCI EHCI controller implementation. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Enable PCI EHCI, storage, keyboard and Ethernet for USB. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Michael Spang authored
[port of Linux kernel commit bcd218be5aeb by Steve Glendinning] The eeprom read & write commands currently check the E2P_CMD_LOADED_ bit is set before allowing any operations. This prevents any reading or writing unless a correctly programmed EEPROM is installed. Signed-off-by:
Michael Spang <spang@chromium.org> Signed-off-by:
Simon Glass <sjg@chromium.org> Acked-by:
Marek Vasut <marex@denx.de>
-
Vincent Palatin authored
The interrupt endpoint handling code stores the buffer pointer in the QH padding field. We need to make it the size of a pointer to avoid strict aliasing issue with the compiler. Signed-off-by:
Vincent Palatin <vpalatin@chromium.org> Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Patrick Georgi authored
Interrupt transfers aren't meant to be used from the async list (the EHCI spec indicates trouble with low/full-speed intr on async). Build a periodic list instead, and provide an API to make use of it. Then, use that API from the existing interrupt transfer API. This provides support for USB keyboards using EHCI. Use timeouts to ensure we cannot get stuck in the keyboard scanning if something wrong happens (USB device unplugged or fatal I/O error) Signed-off-by:
Vincent Palatin <vpalatin@chromium.org> Signed-off-by:
Julius Werner <jwerner@chromium.org> Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Vivek Gautam authored
Enabling the non-dt path for the driver so that we don't get any build errors for non-dt configuration. Signed-off-by:
Vivek Gautam <gautam.vivek@samsung.com> Acked-by:
Simon Glass <sjg@chromium.org>
-
Vivek Gautam authored
With current FDT support driver tries to parse device node twice in ehci_hcd_init() and ehci_hcd_stop(), which shouldn't happen ideally. Making provision to store data in a global structure and thereby passing its pointer when needed. Signed-off-by:
Vivek Gautam <gautam.vivek@samsung.com>
-
Łukasz Majewski authored
This patch enables new "ums" command on Trats board Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
Piotr Wilczek <p.wilczek@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com> CC: Minkyu Kang <mk7.kang@samsung.com>
-
Łukasz Majewski authored
This patch adds the USB Mass Storage Gadget to u-boot New command called "ums" is implemented to provide access to on-device embedded persistent memory. USB Mass Storage is supposed to work on top of the USB Gadget framework Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
Piotr Wilczek <p.wilczek@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com> CC: Marek Vasut <marek.vasut@gmail.com>
-
Piotr Wilczek authored
The f_mass_storage.c source file from v2.6.36 Linux kernel. commit 8876f5e7d3b2a320777dd4f6f5301d474c97a06c Author: Michal Nazarewicz <m.nazarewicz@samsung.com> Date: Mon Jun 21 13:57:09 2010 +0200 USB: gadget: f_mass_storage: added eject callback Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
Piotr Wilczek <p.wilczek@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com> CC: Marek Vasut <marek.vasut@gmail.com>
-
Łukasz Majewski authored
The storage_common.c source file from v2.6.36 Linux kernel. commit d26a6aa08b9f12b44fb1ee65625e7480d3d5bb81 Author: Michal Nazarewicz <m.nazarewicz@samsung.com> Date: Mon Nov 9 14:15:23 2009 +0100 USB: g_mass_storage: code cleaned up and comments updated Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
Andrzej Pietrasiewicz <andrzej.p@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com> CC: Marek Vasut <marek.vasut@gmail.com>
-
Łukasz Majewski authored
This commit fixes problems with some non-standard requests send with device address instead of interface address (bmRequestType.Receipent field). This happens with dfu-util (debian version: 0.5), which address non standard requests (like w_value=0x21 and bRequest=GET_DESCRIPTOR) to device. Without this fix, the above request is STALLED, and hence causes dfu-util to assume some standard configuration (packet size = 1024B instead of 4096B) In turn it displays following errors: Error obtaining DFU functional descriptor Warning: Assuming DFU version 1.0 Warning: Transfer size can not be detected ... Warning: Trying default transfer size 1024 This fix allows passing non-standard request to function setup code, where it shall be handled. Tested at: Trats (exynos4210) Tested with:DFU and UMS gadgets Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com>
-
- Mar 16, 2013
-
-
Shiraz Hashim authored
Increase buffer sizes at driver and tty level to accommodate kermit large packet support. Signed-off-by:
Shiraz Hashim <shiraz.hashim@st.com>
-
Vipin Kumar authored
Add EHCI support for spear boards Signed-off-by:
Armando Visconti <armando.visconti@st.com> Signed-off-by:
Vipin Kumar <vipin.kumar@st.com>
-
Pantelis Antoniou authored
When both CONFIG_USB_GADGET & CONFIG_USB_ETHER are defined the makefile links objects twice. This patch uses a Makefile specific idiom of 'if defined(CONFIG_USB_GADGET) || defined(CONFIG_USB_ETHER)' to handle the case. Signed-off-by:
Pantelis Antoniou <panto@antoniou-consulting.com>
-
Pantelis Antoniou authored
Dealing with raw block numbers with the dfu is very annoying. Introduce a partition method. Signed-off-by:
Pantelis Antoniou <panto@antoniou-consulting.com>
-
Pantelis Antoniou authored
Zero out timeout value; letting it filled with undefined values ends up with the dfu host hanging. Signed-off-by:
Pantelis Antoniou <panto@antoniou-consulting.com>
-
Pantelis Antoniou authored
Fix obvious crash when not enough arguments are given to the dfu command. Signed-off-by:
Pantelis Antoniou <panto@antoniou-consulting.com>
-
Pantelis Antoniou authored
USB initialization shouldn't happen for all the boards. Signed-off-by:
Pantelis Antoniou <panto@antoniou-consulting.com>
-
Vincent Palatin authored
On EHCI controller with 64-bit address space support, we must initialize properly the high word for the PCI bus master accesses. Signed-off-by:
Vincent Palatin <vpalatin@chromium.org> Signed-off-by:
Simon Glass <sjg@chromium.org>
-