- Aug 19, 2013
-
-
Tom Rini authored
Signed-off-by:
Tom Rini <trini@ti.com>
-
Dirk Eibach authored
Signed-off-by:
Dirk Eibach <dirk.eibach@gdsys.cc> Signed-off-by:
Stefan Roese <sr@denx.de>
-
- Aug 15, 2013
-
-
TENART Antoine authored
Signed-off-by:
Antoine Tenart <atenart@adeneo-embedded.com> [trini: Change to SPDX, fix a few compiler warnings, adapt to CONFIG_OMAP_COMMON] Signed-off-by:
Tom Rini <trini@ti.com>
-
Heiko Schocher authored
add the am1808 based ipam390 board from Barix. - 128MByte, DDR2, synchronous RAM 16bit databus to SDRAM interface - 128MByte, NAND Flash, 8bit databus to the NANDFlash Interface - Ethernet PHY Micrel KSZ8051R via RMII - Console on UART 0 - booting fron nand flash - spl falcon bootmode Signed-off-by:
Heiko Schocher <hs@denx.de> Cc: Tom Rini <trini@ti.com>
-
Heiko Schocher authored
In case CONFIG_BOOTSTAGE is not defined, call from bootstage_mark_name() show_boot_progress(), so get more BOOTSTAGE_ID* ids in show_boot_progress() if CONFIG_BOOTSTAGE is not defined. Signed-off-by:
Heiko Schocher <hs@denx.de> Cc: Simon Glass <sjg@chromium.org> Cc: Tom Rini <trini@ti.com> Cc: Albert Aribaud <albert.u.boot@aribaud.net> Acked-by:
Simon Glass <sjg@chromium.org>
-
Tom Rini authored
Add the generic "poke a GPIO" command, with the GPIO related defines. Acked-by:
Dan Murphy <dmurphy@ti.com> Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
Add the generic "poke the SPI bus" command, with the SPI related defines. Acked-by:
Dan Murphy <dmurphy@ti.com> Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
Update omap5_common.h to use ti_armv7_common.h, and in turn update dra7xx_evm.h and omap5_uevm.h slightly. The biggest changes here are that IP blocks which exist on the platform, and had clocks enabled, now have the drivers being built as well. Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
We create two new files, include/configs/ti_armv7_common.h for all of the common IP blocks and related features / commands we share in virtually all of our platforms. We then create include/configs/ti_am335x_common.h for everything common to the am335x SoC leaving just the board specific parts to include/configs/ti_am335x_common.h. Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
Bring in the 'boot_fdt' environment variable that i.MX boards use to try and load a device tree when booting. Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
We defined PHYS_DRAM_1 to 0x80000000 (start of DRAM) and then used this for CONFIG_SYS_SDRAM_BASE. But then we kept on referencing PHYS_DRAM_1 in other places. Change to directly setting CONFIG_SYS_DRAM_BASE and then using that name in code. Signed-off-by:
Tom Rini <trini@ti.com>
-
Tom Rini authored
Acked-by:
Dan Murphy <dmurphy@ti.com> Signed-off-by:
Tom Rini <trini@ti.com>
-
Javier Martinez Canillas authored
IGEP boards now have Device Tree support in the mainline kernel. To boot an IGEP board using a DT, a uEnv.txt plain text file could be used to define a custom uenvcmd that will be run by the default boot command. It is more convenient to change the default boot command to allow loading a FDT if it is stored in the boot dir of the rootfs uSD/MMC partition. If no FDT is found then the defaul command tries to boot a zImage without a DT using legacy boot. Signed-off-by:
Javier Martinez Canillas <javier.martinez@collabora.co.uk>
-
Enric Balletbo i Serra authored
Able to load the kernel from some form of ext[234] or FAT. Also, with v3.9 and later of the Linux Kernel, uImage isn't builtable anymore by default, so we should switch to use the bootz command. Signed-off-by:
Enric Balletbo i Serra <eballetbo@gmail.com>
-
Enric Balletbo i Serra authored
As config was originally based on am335x_evm.h we have also some duplicate / unnused #defines. Commit 15191c91 removed these #defines on various AM335x boards but not for IGEP COM AQUILA. This patch simply removes them for this board. Signed-off-by:
Enric Balletbo i Serra <eballetbo@iseebcn.com> Reviewed-by:
Javier Martinez Canillas <javier@dowhile0.org>
-
Enric Balletbo i Serra authored
Add to the default environment the possibily to boot from NAND using a ubi rootfs. Also the partition scheme is set as follows: Start Size SPL : 0x00000000 0x00080000 (512KiB) U-Boot : 0x00080000 0x00100000 (1MiB) U-Boot Env : 0x00180000 0x00020000 (128KiB) File System : 0x001C0000 - The ubiboot script gets the kernel and the dtb file from the boot directory of the File System. Signed-off-by:
Enric Balletbo i Serra <eballetbo@iseebcn.com> Reviewed-by:
Javier Martinez Canillas <javier@dowhile0.org>
-
Enric Balletbò i Serra authored
Now, the default kernel to boot the IGEP COM AQUILA is device tree based. As old kernel is deprecated we should adapt the boot commands to use DTB files. Also, with v3.9 and later of the Linux Kernel, uImage isn't builtable anymore by default, so we should switch to use the bootz command. Signed-off-by:
Enric Balletbo i Serra <eballetbo@iseebcn.com> Reviewed-by:
Javier Martinez Canillas <javier@dowhile0.org>
-
Enric Balletbo i Serra authored
After commit: 79cd2f81 config_cmd_default.h: Remove CONFIG_CMD_MEMTEST It's not necessary to undef the CONFIG_CMD_MEMTEST, so we can remove it from configuration file. Signed-off-by:
Enric Balletbo i Serra <eballetbo@iseebcn.com> Reviewed-by:
Javier Martinez Canillas <javier@dowhile0.org>
-
Lokesh Vutla authored
Add config file Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
-
Lokesh Vutla authored
Adding a new CONFIG_OMAP_COMMON which is included by all boards that needs to build cpu/armv7/omap-common folder. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
-
- Aug 14, 2013
-
-
York Sun authored
Replace license header with SPDX license identifier. Replace GPL-2.0 with GPL-2.0+. Signed-off-by:
York Sun <yorksun@freescale.com> Acked-by:
Ramneek Mehresh <ramneek.mehresh@freescale.com>
-
ramneek mehresh authored
fsl_usb.h file created to share data bewteen usb platform code and usb ip driver. Internal phy structure definitions moved to this file Signed-off-by:
Ramneek Mehresh <ramneek.mehresh@freescale.com> Acked-by:
York Sun <yorksun@freescale.com>
-
- Aug 13, 2013
-
-
Jagan Teki authored
Removed stdio structure ops support on arm_dcc driver, and need to register with serial core so-that it can access like remianing serial drivers. Signed-off-by:
Jagannadha Sutradharudu Teki <jaganna@xilinx.com> Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
- Aug 12, 2013
-
-
York Sun authored
Fix the license header introduced by the following patches Add TWR-P10xx board support Add T4240EMU target IDT8T49N222A configuration code Add C29x SoC support Add support for C29XPCIE board Signed-off-by:
York Sun <yorksun@freescale.com>
-
Christian Gmeienr authored
Without this change EDID_DETAILED_TIMING_VSYNC_OFFSET and EDID_DETAILED_TIMING_VSYNC_PULSE_WIDTH macros can not be used (compile error). The fix is quite trivial: rename struct member to the expected name. Signed-off-by:
Christian Gmeiner <christian.gmeiner@gmail.com>
-
Marek Vasut authored
This font is based on Linux drivers/video/console/font_mini_4x6.c as of commit: commit bcfbeecea11c15e243f076d37d637c2598aff4fe Author: Bjarni Ingi Gislason <bjarniig@rhi.hi.is> Date: Sun Aug 12 15:05:10 2012 +0000 drivers: console: font_: Change a glyph from "broken bar" to "vertical line" I removed these lines as they are useless in U-Boot: #include <linux/font.h> #define FONTDATAMAX 1536 Whole "const struct font_desc font_mini_4x6" block This patch also adds a new configuration option to select this smaller font, CONFIG_VIDEO_FONT_4X6 , but this is disabled by default. The default setting is the regular "large" font. Signed-off-by:
Marek Vasut <marex@denx.de> Cc: Anatolij Gustschin <agust@denx.de>
-
Marek Vasut authored
This patch moves all the font configuration values into video_font_data.h so they are all in the right place with the font. The video_font.h now only includes video_font_data.h and will allow us to select and include different font once more fonts are added. Signed-off-by:
Marek Vasut <marex@denx.de> Cc: Anatolij Gustschin <agust@denx.de> [agust: fixed build warning for mcc200] Signed-off-by:
Anatolij Gustschin <agust@denx.de>
-
Stefan Roese authored
This patch changes some features of the a3m071/a4m2k board support: - Add bootcounter support - Update MTD env default to correct values - Add mtdparts to bootargs for mtd partitioning via kernel cmdline - Added some default env variables for easy updating (kernel, dtb) - Change README to the updated flash locations Signed-off-by:
Stefan Roese <sr@denx.de>
-
Michal Simek authored
- Add support for zc7100 device. - FPGA programming on few of the SOC(zc7100) takes more than 1sec, hence increased the program time by 4sec to sync' all soc's. Signed-off-by:
Jagannadha Sutradharudu Teki <jaganna@xilinx.com> Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
- Aug 09, 2013
-
-
Mingkai Hu authored
C29XPCIE board is a series of Freescale PCIe add-in cards to perform as public key crypto accelerator or secure key management module. It includes C293PCIE board, C293PCIE board and C291PCIE board. - 512KB platform SRAM in addition to 512K L2 Cache/SRAM - 512MB soldered DDR3 32bit memory - CPLD System Logic - 64MB x16 NOR flash and 4GB x8 NAND flash - 16MB SPI flash Signed-off-by:
Mingkai Hu <Mingkai.Hu@freescale.com> Singed-off-by:
Po Liu <Po.Liu@freescale.com> [yorksun: Fixup include/configs/C29XPCIE.h] Signed-off-by:
York Sun <yorksun@freescale.com>
-
Zang Roy-R61911 authored
T4240 PCIe IP is version 3.0 and has some update comparing previous QorIQ products. 1. Move Freescale specific register define to arch/powerpc/include/asm/fsl_pci.h and update the register offset define for T4240. 2. add the status/control register define use status/control register to judge the link status 3. The original code uses 'Programming Interface' field to judge if PCIE is EP or RC mode, however, T4240 does not support this functionality. According to PCIE specification, 'Header Type' offset 0x0e is used to indicate header type, so for PCIE controller, the patch changes code to use 'Header Type' field to identify if the PCIE is RC or EP mode. This patch fixes the PCIe card link up issue on T4240QDS. Signed-off-by:
Roy Zang <tie-fei.zang@freescale.com> Signed-off-by:
Minghuan Lian <Minghuan.Lian@freescale.com> Signed-off-by:
York Sun <yorksun@freescale.com>
-
Minghuan Lian authored
1. Add CONFIG_SYS_DPAA_RMAN macro to t4240 and b4860. 2. Decrease RMan liodn offset number. SET_RMAN_LIODN() is used to set liodn offset of RMan blocks 0-3. For t4240 and b4860, RMan liodn base is assigned to 922, the original offset number is too large that the liodn (base+offset 922+678 = 1600) is greater than 0x500 the maximum liodn number. Signed-off-by:
Minghuan Lian <Minghuan.Lian@freescale.com> Signed-off-by:
York Sun <yorksun@freescale.com>
-
Shaveta Leekha authored
1) Add support in B4860 board files for using IDT driver where IDT8T49N222A is a low phase noise Frequency Translator / Synthesizer that generate different refclks for SerDes modules, used this driver for reconfiguring SerDes1 Refclks(based on SerDes1 protocols) for CPRI to work. CPRI works on 122.88MHz and default refclks coming on board are not suitable for it 2) Move SerDes1 refclk1 source selection from eth_b4860qds.c file to b4860qds board file, as SerDes1 Refclk1 would come from PHY MUX in case of certain protocols, that have been checked here. This change would make on board SGMIIs to work 3) Add I2C addresses for IDT8T49N222A devices in board/include file 4) Add define for PCA-I2C bus multiplexer, on which IDT devices exist Signed-off-by:
Shaveta Leekha <shaveta@freescale.com> Acked-by:
York Sun <yorksun@freescale.com>
-
Priyanka Jain authored
BSC9132QDS is a Freescale Reference Design Board for BSC9132 SoC which is a integrated device that contains two powerpc e500v2 cores and two DSP starcores. To support DSP starcore -Creating LAW and TLB for DSP-CCSR space. -Creating LAW for DSP-core subsystem M2 and M3 memory -Creating LAW for 1GB DDR which is connected exclusively to DSP-cores Signed-off-by:
Manish Jaggi <manish.jaggi@freescale.com> Signed-off-by:
Priyanka Jain <Priyanka.Jain@freescale.com> Acked-by:
York Sun <yorksun@freescale.com>
-
Haijun.Zhang authored
Add new board p1020RDB-PD. P1020RDB-PD board was update from P1020RDB. DDR changed from DDR2 1G to DDR3 2G. NAND: 128 MiB Flash: 64 MiB Also change P1020RDB to P1020RDB-PC to distinguish from P1020RDB board. Signed-off-by:
Jerry Huang <Chang-Ming.Huang@freescale.com> Signed-off-by:
Haijun Zhang <Haijun.Zhang@freescale.com> CC: Scott Wood <scottwood@freescale.com> Acked-by:
York Sun <yorksun@freescale.com>
-
York Sun authored
JEDEC spec requires the clocks to be stable before deasserting reset signal for RDIMMs. Clocks start when any chip select is enabled and clock control register is set. This patch also adds the interface to toggle memory reset signal if needed by the boards. Signed-off-by:
York Sun <yorksun@freescale.com>
-
York Sun authored
Add emulator support for T4240. Emulator has limited peripherals and interfaces. Difference between emulator and T4240QDS includes: ECC for DDR is disabled due the procedure to load images No board FPGA (QIXIS) NOR flash has 32-bit port for higher loading speed IFC and I2C timing don't really matter, so set them fast No ethernet Signed-off-by:
York Sun <yorksun@freescale.com>
-
York Sun authored
CONFIG_PHYS_64BIT is always defined for t4qds. Removed unused #ifdef. Signed-off-by:
York Sun <yorksun@freescale.com>
-
York Sun authored
Move CONFIG_FSL_CORENET define to config_mpc85xx.h. It is not board specific feature and belongs to SoC header. Signed-off-by:
York Sun <yorksun@freescale.com>
-