- May 05, 2007
-
-
Wolfgang Denk authored
-
Wolfgang Denk authored
-
Wolfgang Denk authored
-
Wolfgang Denk authored
-
Thomas Knobloch authored
In case that there is no memory based bad block table available the function nand_block_checkbad() in drivers/mtd/nand/nand_base.c will call nand_block_bad() directly. When parameter 'getchip' is set to zero, nand_block_bad() will not right shift the offset to calculate the correct page number. Signed-off-by:
Thomas Knobloch <knobloch@siemens.com> Signed-off-by:
Stefan Roese <sr@denx.de>
-
- May 04, 2007
-
-
Wolfgang Denk authored
When using FDT Images, the length of an inital ramdisk was overwritten (bug introduced by commit 87a449c8, 22 Aug 2006). Patches by Timur Tabi & Johns Daniel. Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
- May 03, 2007
-
-
Wolfgang Denk authored
Enable hush shell, environment in flash rather in EEPROM, more user-friendly default environment, etc. The simple EEPROM environment can be selected easily in the board config file. Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Wolfgang Denk authored
-
Dan Malek authored
Signed-off-by Dan Malek, <dan@embeddedalley.com>
-
- May 02, 2007
-
-
Andy Fleming authored
* Cleaned up the CDS PCI Config Tables and added NULL entries to the end * Fixed PCIe LAWBAR assignemt to use the cpu-relative address * Fixed 85xx PCI code to assign powar region sizes based on the config values (rather than hard-coding them) * Fixed the 8548 CDS PCI2 IO to once again have 0 as the base address Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
This included some changes to common files: * Add 8568 processor SVR to various places * Add support for setting the qe bus-frequency value in the dts * Add the 8568MDS target to the Makefile Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
David Updegraff authored
When bringing up u-boot on new boards, PHY support sometimes gets neglected. Most PHYs don't really need any special support, though. By adding a generic entry that always matches if nothing else does, we can provide support for "unsupported" PHYs for the tsec. The generic PHY driver supports most PHYs, including gigabit. Signed-off-by:
David Updegraff <dave@cray.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
- May 01, 2007
-
-
James Yang authored
Signed-off-by:
James Yang <James.Yang@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
James Yang authored
Clarified that conversion is to DRAM clocks rather than platform clocks. Made function static to spd_sdram.c. Signed-off-by:
James Yang <James.Yang@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
- Apr 24, 2007
-
-
Andy Fleming authored
Changed the code to read the registers and calculate the clock rates, rather than using a "switch" statement. Idea from Andrew Klossner <andrew@cesa.opbu.xerox.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
* Add support to the Makefile * Add 8544 configuration support to the tsec driver * Add 8544 SVR numbers to processor.h Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Andy Fleming authored
e500v2 and newer cores support 1G page sizes. Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
The other pagesz constants use one letter to specify order of magnitude. Also change the one reference to it in mpc8548cds/init.S Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
Enable single-bit error counter when memory was cleared by ddr controller. Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Timur Tabi authored
Some device trees have a mac-address property, some have local-mac-address, and some have both. To support all of these device trees, ftp_cpu_setup() should write the MAC address to mac-address and local-mac-address, if they exist. Signed-off-by:
Timur Tabi <timur@freescale.com>
-
Andy Fleming authored
* Cleaned up the TSR[WIS] clearing * Cleaned up DMA initialization Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com> Acked-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
Recognize new SVR values, and add a few register definitions Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com> Acked-by:
Andy Fleming <afleming@freescale.com>
-
Jon Loeliger authored
Add board port under new board/freescale directory structure and reuse existing PIXIS FPGA support there. Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Jon Loeliger authored
Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Sergei Shtylyov authored
The PCI I/O space mapping for Freescale MPC8540ADS board was broken by commit 52c7a68b which failed to update the #define's describing the local address window used for the PCI I/O space accesses -- fix this and carry over the necessary changes into the MPC8560ADS code since the PCI I/O space mapping was also broken for this board (by the earlier commit 08745460). Add the comments clarifying how the PCI I/O space must be mapped to all the MPC85xx board config. headers. Signed-off-by:
Sergei Shtylyov <sshtylyov@ru.mvista.com> board/mpc8540ads/init.S | 4 ++-- board/mpc8560ads/init.S | 4 ++-- include/configs/MPC8540ADS.h | 5 ++--- include/configs/MPC8541CDS.h | 2 +- include/configs/MPC8548CDS.h | 2 +- include/configs/MPC8560ADS.h | 8 ++++---- 6 files changed, 12 insertions(+), 13 deletions(-)
-
Zang Roy-r61911 authored
The following patch fixes the e500 v2 core reset bug. For e500 v2 core, a new reset control register is added to reset the processor. Signed-off-by:
Roy Zang <tie-fei.zang@freescale.com>
-
Zang Roy-r61911 authored
Remove the fixed TLB and LAW entry nubmer. Use actually TLB and LAW entry number to control the loop. This can reduce the potential risk for the 85xx processor increasing its TLB adn LAW entry number. Signed-off-by:
Swarthout Edward <swarthout@freescale.com> Signed-off-by:
Roy Zang <tie-fei.zang@freescale.com>
-
Zang Roy-r61911 authored
Fix the 85xxcds tsec bug. When enable PCI, tsec.o should be added to u-boot.lds to make tsec work. Signed-off-by:
Roy Zang <tie-fei.zang@freescale.com>
-
Zang Roy-r61911 authored
This patch apply workaround of CPU2 errata on MPC8548CDS board. Signed-off-by:
Ebony Zhu <ebony.zhu@freescale.com>
-
ebony.zhu@freescale.com authored
This patch disables MPC8548CDS 2T_TIMING for DDR by default. Signed-off-by:
Ebony Zhu <ebony.zhu@freescale.com>
-
Zang Roy-r61911 authored
Enable PCI function and add PEX & rapidio memory map on MPC8548CDS board. Signed-off-by:
Roy Zang <tie-fei.zang@freescale.com>
-
- Apr 23, 2007
-
-
Stefan Roese authored
Signed-off-by:
Stefan Roese <sr@denx.de>
- Apr 20, 2007
-
-
Ed Swarthout authored
Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com>
-
Zhang Wei authored
Signed-off-by:
Zhang Wei <wei.zhang@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Jon Loeliger authored
Some device trees have a mac-address property, some have local-mac-address, and some have both. To support all of these device trees, ftp_cpu_setup() should write the MAC address to mac-address and local-mac-address, if they exist. Signed-off-by:
Timur Tabi <timur@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Jon Loeliger authored
Signed-off-by:
Kim Phillips <kim.phillips@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-