- Aug 07, 2018
-
-
Troy Kisky authored
Includes hsolo1g and hquad2g h.h: CONFIG_IPUV3_CLK 264000000 h: setup_dispay is done in fbpanel h: add CONFIG_CMD_GPIO h: explicit fbp_detect_i2c h: verify port in board_ehci_hcd_init h: use boundary.h h: setup rgb_gpio_pads in board_early_init_f h: add CONFIG_SPI_FLASH_SPANSION h: hquad2g_defconfig add CONFIG_BLOCK_CACHE hsolo1g: hsolo1g_defconfig add CONFIG_BLOCK_CACHE h: use common code for eth init h: eth.c now in common directory h: move misc_init_r/do_kbd to common h: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common h: use common 1066mhz_4x256mx16.cfg h: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs h: use common ddr scripts h: port to v2018.07 Signed-off-by:
Troy Kisky <troy.kisky@boundarydevices.com> h: update to v2017.01 h: update to v2017.03 Signed-off-by:
Gary Bisson <gary.bisson@boundarydevices.com>
-
Troy Kisky authored
eo: add eo_duallite_defconfig eo.h: CONFIG_IPUV3_CLK 264000000 eo: use nitrogen6x/ddr-setup.cfg eo: use MX6Q or MX6DL instead of MX6QDL eo: add CONFIG_CMD_GPIO eo: explicit fbp_detect_i2c eo: add wlmac eo: use boundary.h eo: add CONFIG_SPI_FLASH_SPANSION eo: eo_defconfig add CONFIG_BLOCK_CACHE eo_duallite: eo_duallite_defconfig add CONFIG_BLOCK_CACHE eo: use common code for eth init eo: eth.c now in common directory eo: move misc_init_r/do_kbd to common eo: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common eo: use common 1066mhz_4x128mx16.cfg eo: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs eo: use common ddr scripts eo: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
dash.h: CONFIG_IPUV3_CLK 264000000 dash: add CONFIG_CMD_GPIO dash: explicit fbp_detect_i2c dash: verify port in board_ehci_hcd_init dash: use boundary.h dash: add CONFIG_SPI_FLASH_SPANSION dash: dash_defconfig add CONFIG_BLOCK_CACHE dash: use common code for eth init dash: eth.c now in common directory dash: move misc_init_r/do_kbd to common dash: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common dash: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs dash: add dash_q1g.cfg dash: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
cob2: 9 board sample for q1g ddr calibration cob2: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs cob2: use common ddr script cob2: port to v2018.07 Signed-off-by: -
Troy Kisky authored
cob.h: CONFIG_IPUV3_CLK 264000000 cob: use nitrogen6x/ddr-setup.cfg cob: add CONFIG_CMD_GPIO cob: explicit fbp_detect_i2c cob: verify port in board_ehci_hcd_init cob: use boundary.h cob: setup rgb_gpio_pads in board_early_init_f cob: add CONFIG_SPI_FLASH_SPANSION cob.h: skip fuses, they do it themselves cob: cob_defconfig add CONFIG_BLOCK_CACHE cob: use common code for eth init cob: eth.c now in common directory cob: move misc_init_r/do_kbd to common cob: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common cob: use common 1066mhz_4x128mx16.cfg cob: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs cob: use common ddr script cob: port to v2018.07 Signed-off-by:
-
Gary Bisson authored
cnt: add defconfig for 1GB of RAM version cnt: fix boot devs configuration cnt: update to v2017.01 cnt: update to v2017.03 cnt.h: add custom BOOT_TARGET_DEVICES priority Signed-off-by:
-
Troy Kisky authored
cid_tab: delay 3P7V rail turn on cid_tab: turn off boost before poweroff cid_tab: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs cid_tab: tamper support checking TAMPER pin cid_tab: use common ddr script cid_tab: port to v2018.07 Signed-off-by:
-
Gary Bisson authored
cid_2g_defconfig: reduce bootdelay to 0 cid: limit boot sequence to eMMC cid: start fastboot when power and reset are pressed Signed-off-by:
-
Troy Kisky authored
cad.h: CONFIG_IPUV3_CLK 264000000 cad: add CONFIG_CMD_GPIO cad: explicit fbp_detect_i2c cad: use VDF_SPI_QVGA cad: use boundary.h cad: setup rgb_gpio_pads in board_early_init_f cad: add CONFIG_SPI_FLASH_SPANSION cad: cad_defconfig add CONFIG_BLOCK_CACHE cad: use common code for eth init cad: eth.c now in common directory cad: move misc_init_r/do_kbd to common cad: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common cad: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs cad: use common ddr script cad: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
bt2: GPS is thru i2c now bt2: swap J6/J7 bt2: rename J6/J7 - J5V/J12v bt2: use nitrogen6x clock.cfg/ddr-setup.cfg bt2: 1066mhz_4x512mx16.cfg, remove confusing comment bt2: add/use 1066mhz_4x512mx16-r0.cfg for 4G memory option bt2: add CONFIG_CMD_GPIO bt2: explicit fbp_detect_i2c bt2: add wlmac bt2: increase refresh rate for 4G-rank0 bt2: setup rgb_gpio_pads in board_early_init_f bt2: add CONFIG_SPI_FLASH_SPANSION bt2: bt2_2g_defconfig add CONFIG_BLOCK_CACHE bt2_4g: bt2_4g_defconfig add CONFIG_BLOCK_CACHE bt2: use common code for eth init bt2: eth.c now in common directory bt2: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common bt2: use common 1066mhz_4x256mx16.cfg bt2: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs bt2: use common ddr scripts bt2: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
Two configurations bt2g and bt4g for two different memory layouts bt.h: CONFIG_IPUV3_CLK 264000000 bt: rename J6/J7 to J12V/J5V bt: use nitrogen6x clock.cfg/ddr-setup.cfg bt: add CONFIG_CMD_GPIO bt: explicit fbp_detect_i2c bt: use boundary.h bt: add CONFIG_SPI_FLASH_SPANSION bt.h: use BD_CMA to specify cma= on cmd_line bt: bt2g_defconfig add CONFIG_BLOCK_CACHE bt4g: bt4g_defconfig add CONFIG_BLOCK_CACHE bt: use common code for eth init bt: eth.c now in common directory bt: move misc_init_r/do_kbd to common bt: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common bt: use common 1066mhz_4x256mx16.cfg bt: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs bt: use common ddr scripts bt: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
ash2: KEY_COL0 must be UART4_TX_DATA ash2: add power_init_board because mdelay cannot be used in board_early_init_f ash2: use common 800mhz_4x128mx16.cfg, and calibrate ddr ash2: rgb24 vs rgb66 panel have different backlight active levels ash2: fixup dtb backlight levels ash2: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs ash2: use common ddr script ash2: port to v2018.07 Signed-off-by: -
Troy Kisky authored
ash: add poweroff command ash: fix some input gpios(CH_ON_RBL/SG_ON_RBL/DOOR_CLOSED ash: use nitrogen6x/clock.cfg ash: use nitrogen6x ddr-setup.cfg ash: remove micrel phy references(only atheros on this board) ash: add CONFIG_CMD_GPIO ash: set rgb_gpio_pads ash: TP86 becomes lvds backlight enable ash: explicit fbp_detect_i2c ash: default uart1 to rs232 ash: use 800mhz for memory ash: use boundary.h ash: GP_BSL_CB_ON_OFF high, TX23D200_18 default dispay ash: add CONFIG_VIDEO_SKIP_VERSION ash: GP_BSL_CB_ON_OFF default to low again ash: add EIM_EB2 for sd card power control ash: add CONFIG_SPI_FLASH_SPANSION ash: ash_defconfig add CONFIG_BLOCK_CACHE ash: use common code for eth init ash: eth.c now in common directory ash: move misc_init_r/do_kbd to common ash: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common ash: gpio3 is power off, don't redefine ash: add power_init_board because mdelay cannot be used in board_early_init_f ash: use common 800mhz_4x128mx16.cfg ash: rgb24 vs rgb66 panel have different backlight active levels ash: fixup dtb backlight levels ash: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs ash: use common ddr script ash: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
ap: forgot file include/configs/ap.h ap: ap_q2g_defconfig: add CONFIG_SPI_FLASH_GIGADEVICE ap: add bootscript_lp8860_eprom.txt ap: add verification to bootscript_lp8860_eprom.txt ap: use common ddr script ap: port to v2018.07 Signed-off-by: -
Gary Bisson authored
acl: update to v2017.01 acl update to v2017.03 acl: fix scanner gpios initialization Signed-off-by:
-
Gary Bisson authored
ys: update to v2017.01 ys: update to v2017.03 Signed-off-by:
-
Troy Kisky authored
a: add usb hub reset/uart3/uart4/flexcan pins a: keep USB Huawei Modem in reset a: add leds rx active/tx active a: remove printf of board_mmc_init a.h: add cmd_custom to avoid update u-boot warning a: add CONFIG_CMD_GPIO a: remove redundant CONFIG_CMD_GPIO a: verify port in board_ehci_hcd_init a: use boundary.h a: call preboot_keys a: add CONFIG_SPI_FLASH_SPANSION a: add RV4162 rtc on I2C2 a: a_defconfig add CONFIG_BLOCK_CACHE a: use common code for eth init a: eth.c now in common directory a: move misc_init_r/do_kbd to common a: move mmc_init/ dram_init/ overwrite_console/ common_board_init/ splash_screen_prepare/ board_cfb_skip to common a: add CONFIG_SPI_FLASH_GIGADEVICE: to defconfigs a: add a_s512m.cfg a: port to v2018.07 Signed-off-by:
-
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by:
-
- Jul 27, 2018
-
-
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
fbpanel: LVDS666 has NO use cases, why does it even exist? fbpanel: fix MX6SX lvds display bus-width fbpanel.h: lg1280x800(LP101WX1) == hannstar7 fbpanel.h: add ASIT500MA6F5D fbpanel.h: add IMX_VD_A030JN01_YUV720 fbpanel: check for YUYV format fbpanel: add hdmi vga mode fbpanel: add hdmi 480p fbpanel:LSA40AT9001 is a 24 bit panel fbpanel: add IMX_VD50_800_600MR_60 800x600MR@60 fbpanel: fix hdmi 800x600 and LSA40AT9001 pix clocks fbpanel: add IMX_VD38_AUO_B101EW05 fbpanel: add IMX_VD38_DT070BTFT fbpanel: add IMX_VD_LD070WSVGA fbpanel.h: add IMX_VD38_TM070JDHG30 fbpanel: add IMX_VD_1080P60_J (jeida 1080p dual lvds) fbpanel: add tx23d200_24/tx23d200_18 fbpanel.h: add ipu_set_ldb_clock definition fbpanel: add setup_clock to setup pll5_video clock fbpanel: fix qvga clock fbpanel: support clocks for TO1.0 fbpanel: increase tx23d200 to 52 Hz fbpanel: fix setup_clock for imx6sx fbpanel: allow passing i2c addr in macros fbpanel: add LVDS2 individual panel support fbpanel: disable lvds-channel@n if not used fbpanel.h: add VD_INNOLUX_WVGA_M fbpanel: use _detect as function, add itw panels fbpanel: OSD-WSVGA is JEIDA fbpanel: VD_INNOLUX_WXGA_14IN_12V/VD_OSD_WSVGA are 18 bit panels fbpanel.h: add VDF_ macros fbpanel: add VD_AFK1024600A02 fbpanel: only reference lvds-channel@1 if (fb == FB_LVDS2) fbpanel: add VDF_KD024FM fbpanel.h: 10kHz backlight for ASIT500MA6F5D fbpanel: use board_pre_enable fbpanel: add Sexp parsing (SPI/pre_enable/bus,addr/backlight period) fbpanel: deglitch lvds clock fbpanel: only change ldb that is needed and follow EB821 closer fbpanel: create function reparent_lvds by moving code fbpanel: make sure to disable lcd node fbpanel.h: add VD_800X300_565 fbpanel: add FB_LCD2 for imx51 support fbpanel.h: add VD_TFC_A9700LTWV35TC_C1 fbpanel: fix cmd_lvds2 when lvds2 is primary fbpanel: use FB_COUNT instead of hardcoded 4, it is 5 now fbpanel: add ND-070PCAP-1024x600 fbpanel: include mx53 support fbpanel: add NeonTouch640x240 using IPU clock fbpanel: 800x300rgb565 uses internal clock for Wince fbpanel: add board_video_enable callback fbpanel: add imx7d/imx6sx support fbpanel: add VD_M101NWWB fbpanel: add FBF_BKLIT_LOW_ACTIVE/FBF_BKLIT_DTB to modify dtb backlight levels fbpanel: protect from divide by 0 errors fbpanel: add DV210FBM 1920x132 display Signed-off-by:
-
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
mx5: lowlevel_init: disable IPU handshake for i.mx53 mx5: lowlevel_init: Turn on internal oscillator mx5: lowlevel_init: minor cleanup of init_l2cc mx5: lowlevel_init: use \r_zero for r4 mx5: lowlevel_init: use \r_ccm where CCM addresses are referenced mx5: lowlevel_init: use macro divisor_change_wait mx5: lowlevel_init: use \r_plln mx5: lowlevel_init: prevent glitches mx5: lowlevel_init: pll startup change mx5: lowlevel_init: add erratum 709718, aips change to allow devregs to work mx5: lowlevel_init: invalidate L1 cache mx5: lowlevel_init: use parameters for init_aips/init_m4if mx5: lowlevel_init: merge mx51/mx53 code mx5: lowlevel_init: add macro orr_mx51_tape2_or_lower mx5: lowlevel_init: use iim srev instead of undocumented register Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by: -
Troy Kisky authored
Signed-off-by:
-
