- Jun 12, 2016
-
-
Marek Vasut authored
Extend the boot device autodetection from SAMA5D2 only to the entire SAMA5Dx family of microcontrollers. Signed-off-by:
Marek Vasut <marex@denx.de> Cc: Andreas Bießmann <andreas.devel@googlemail.com> Cc: Wenyou Yang <wenyou.yang@atmel.com> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org> [minor compile fix for SAMA5D2] Signed-off-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andre Renaud authored
This board is based on Snapper 9G45 which has an Atmel AT91SAM9G45 chip and 128MB of SDRAM. It includes a small LCD, 2xUSB host, SD card, Ethernet and two UARTs. Signed-off-by:
Andre Renaud <andre@designa-electronics.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org> [apply CONFIG_BOOTDELAY transition] Signed-off-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
This should return a non-zero value if there is a missing property. Update the return value accordingly. The only expected error is -FDT_ERR_NOTFOUND. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
Add driver-model support to this driver. Most features can be controlled from the device tree. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
Adjust the driver to use struct display_timing for its display timing. This is what is used by driver-model and allows the LCD init code to be common. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andreas Bießmann authored
In order to prevent build errors for copied code from linux introduce dev_warn(). Suggested-by:
Scott Wood <oss@buserror.net> Signed-off-by:
Andreas Bießmann <andreas@biessmann.org> Acked-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Add these definitions so that GPIOs can be used with driver model. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Tested-on: smartweb, corvus, taurus, axm Tested-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andre Renaud authored
This needs to be set to avoid a fatal error when ECC is used. Signed-off-by:
Andre Renaud <andre@designa-electronics.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andre Renaud authored
This uses the wrote base register value. Fix it. Signed-off-by:
Andre Renaud <andre@designa-electronics.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andre Renaud authored
Add register definitions for the AT91 RTC so that this can potentially be used in U-Boot. Signed-off-by:
Andre Renaud <andre@designa-electronics.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
Add this file from Linux v4.5. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Tested-on: smartweb, corvus, taurus, axm Tested-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
Add driver-model support to this driver. The old code remains for now so that we can convert boards one at a time. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Tested-on: smartweb, corvus, taurus, axm Tested-by:
Heiko Schocher <hs@denx.de> Acked-by:
Joe Hershberger <joe.hershberger@ni.com> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
The end address of the cache flush must be cache-line-aligned since otherwise (at least on ARM926-EJS) the request is ignored. When the cache is enabled this means that packets are not sent. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Acked-by:
Joe Hershberger <joe.hershberger@ni.com> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
Adjust this driver to avoid using struct netdev in functions that driver model will call. Also refactor the receive function to be compatible with driver model. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Tested-on: smartweb, corvus, taurus, axm Tested-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Joe Hershberger <joe.hershberger@ni.com> Acked-by:
Joe Hershberger <joe.hershberger@ni.com> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andre Renaud authored
Avoid generating this section if there is nothing in it. Signed-off-by:
Andre Renaud <andre@designa-electronics.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Acked-by:
Joe Hershberger <joe.hershberger@ni.com>
-
Simon Glass authored
Flushing part of the cache should be done on cache boundaries. Trying to flush part of a cache line is not supported and the request may be ignored or print warnings. Adjust the bootm code to align the end address to prevent this problem. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Tested-on: smartweb, corvus, taurus, axm Tested-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Joe Hershberger <joe.hershberger@ni.com> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Simon Glass authored
At present CONFIG_SKIP_LOWLEVEL_INIT prevents U-Boot from calling lowlevel_init(). This means that the instruction cache is not enabled and the board runs very slowly. What is really needed in many cases is to skip the call to lowlevel_init() but still perform CP15 init. Add an option to handle this. Reviewed-by:
Heiko Schocher <hs@denx.de> Tested-on: smartweb, corvus, taurus, axm Tested-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Joe Hershberger <joe.hershberger@ni.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Andre Renaud authored
This is available on AT91SAM9G45. Add the peripheral address and flag definitions. Signed-off-by:
Andre Renaud <andre@designa-electronics.com> Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
Marek Vasut authored
On systems with PIO3 (SAMA5D3/D4/..), the pullup and pulldown configuration is mutualy exclusive. This patch assures that the opposite pull resistor gets disabled before the requested pull resistor is enabled. This changes behavior of at91_set_pio_pulldown() such that the pullup is only disabled if pulldown is to be enabled. This changes behavior of at91_set_pio_pullup() such that the pulldown is only disabled if pullup is to be enabled. Signed-off-by:
Marek Vasut <marex@denx.de> Cc: Andreas Bießmann <andreas.devel@googlemail.com> Cc: Josh Wu <josh.wu@atmel.com> Cc: Simon Glass <sjg@chromium.org> Reviewed-by:
Andreas Bießmann <andreas@biessmann.org>
-
- Jun 09, 2016
-
-
Heiko Schocher authored
In the draco CPU board family, etamin is a new variant with bigger flash and more RAM. Due to new flash that uses larger pages (4K) some changes are necessary because it impacts the MTD partition layout and the ubi mount parameters. Signed-off-by:
Samuel Egli <samuel.egli@siemens.com> Signed-off-by:
Heiko Schocher <hs@denx.de> [trini: Move BOOTDELAY into defconfig, just always be 3 now] Signed-off-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
writting to ubi nand partitions need after write ends an erase of the remaining sectors. This fail, if dfu write size was not a multiple of erasesize, example log: Failure erase: -1 Fix this error. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
read the ECC Type field from the i2c eeprom, instead configuring it static in the U-Boot binary. see RM: Table 26-17. NAND Geometry Information on I2C EEPROM Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
support in omap_nand_switch_ecc() also an eccstrength from 16. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
add for nand devices mtd concat support. Generic MTD concat support is already ported to mainline, and used in the cfi_mtd driver. This patch adds it similiar for nand devices. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
simple detachs ubi from the mtd partition. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Samuel Egli authored
From: Samuel Egli <samuel.egli@siemens.com> Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
U-Boot SPL 2016.03-rc3-00019-g6dfb4c2-dirty (Mar 09 2016 - 07:40:06) SHC C3-Sample MPU reference clock runs at 6 MHz Setting MPU clock to 594 MHz Enabling Spread Spectrum of 18 permille for MPU Trying to boot from MMC reading u-boot.img reading u-boot.img U-Boot 2016.03-rc3-00019-g6dfb4c2-dirty (Mar 09 2016 - 07:05:35 +0100) Watchdog enabled I2C: ready DRAM: 512 MiB reloc off 1f783000 MMC: OMAP SD/MMC: 0, OMAP SD/MMC: 1 Net: cpsw U-Boot# Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
on the shc board we see when booting in net boot mode, that the ROM bootloader sends "AM335x ROM" as vendor-class-identifier. U-Boots doc says "DM814x ROM". So, add the info to the doc, that there is also "AM335x ROM" possible. Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
make this function weak, so board code can setup in SPL MMC init with board special values. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
Enable 8bit interface on HSMMC2 for am33xx to support 8bit eMMC chips. Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
revert patch: commit: 6b2221b0: mmc: Handle switch error status bit in MMC card status to get eMMC working on shc board Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
show_boot_progress() is now called from SPL also. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
Enable Spread Spectrum for the MPU by calculating the required values and setting the registers accordingly. Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
add missing CM_CLKMODE_DPLL_SSC_ACK_MASK, CM_CLKMODE_DPLL_SSC_DOWNSPREAD_MASK and CM_CLKMODE_DPLL_SSC_TYPE_MASK defines. Used for enabling spread spectrum. Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
add missing: OMAP_GPIO_IRQSTATUS_SET_0 and OMAP_GPIO_IRQSTATUS_SET_1 registers. Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
add the following defines, needed for the upcoming shc board support: Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com>
-
Heiko Schocher authored
if CONFIG_VERSION_VARIABLE is set, the U-Boot environment contains a "vers" variable with the current U-Boot version string. If now "printenv" is called, test/py fails as it detects the main_sign string, which is in this case correct. So check only the main_sign as an error, if CONFIG_VERSION_VARIABLE is not set. Signed-off-by:
Heiko Schocher <hs@denx.de>
-
Heiko Schocher authored
move CONFIG_BOOTDELAY into a Kconfig option. Used for this purpose the moveconfig.py tool in tools. Signed-off-by:
Heiko Schocher <hs@denx.de> Reviewed-by:
Tom Rini <trini@konsulko.com> Acked-by:
Viresh Kumar <viresh.kumar@linaro.org> Acked-by:
Igor Grinberg <grinberg@compulab.co.il>
-
Simon Glass authored
This current code passes the variable arguments list to sprintf(). This is not correct. Fix it by calling _vprintf() directly. This makes firefly-rk3288 boot again. Fixes: abeb272d ("tiny-printf: Support snprintf()") Reviewed-by:
Stefan Roese <sr@denx.de> Acked-by:
Marek Vasut <marex@denx.de> Signed-off-by:
Simon Glass <sjg@chromium.org>
-
- Jun 08, 2016
-
-
Masahiro Yamada authored
I noticed secondary CPUs sometimes fail to wake up, and the root cause is that the sev instruction wakes up slave CPUs before the preceding the register write is observed by them. The read-back of the accessed register does not guarantee the order. In order to ensure the order between the register write and the sev instruction, a dsb instruction should be executed prior to the sev. Signed-off-by:
Masahiro Yamada <yamada.masahiro@socionext.com>
-