Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
rkx7-litex-boards
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Reform
rkx7-litex-boards
Commits
e99272cb
Commit
e99272cb
authored
3 years ago
by
Florent Kermarrec
Browse files
Options
Downloads
Patches
Plain Diff
muselab_icesugar: Modify comments a bit.
parent
5ae13066
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
litex_boards/platforms/muselab_icesugar.py
+4
-11
4 additions, 11 deletions
litex_boards/platforms/muselab_icesugar.py
litex_boards/targets/muselab_icesugar.py
+1
-2
1 addition, 2 deletions
litex_boards/targets/muselab_icesugar.py
with
5 additions
and
13 deletions
litex_boards/platforms/muselab_icesugar.py
+
4
−
11
View file @
e99272cb
...
@@ -4,8 +4,7 @@
...
@@ -4,8 +4,7 @@
# Copyright (c) 2021 Hans Baier <hansfbaier@gmail.com>
# Copyright (c) 2021 Hans Baier <hansfbaier@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause
# SPDX-License-Identifier: BSD-2-Clause
# iCESugar FPGA:
# iCESugar FPGA: https://www.aliexpress.com/item/4001201771358.html
# https://www.aliexpress.com/item/4001201771358.html
from
litex.build.generic_platform
import
*
from
litex.build.generic_platform
import
*
from
litex.build.lattice
import
LatticePlatform
from
litex.build.lattice
import
LatticePlatform
...
@@ -55,17 +54,11 @@ _io = [
...
@@ -55,17 +54,11 @@ _io = [
# Connectors ---------------------------------------------------------------------------------------
# Connectors ---------------------------------------------------------------------------------------
_connectors
=
[
_connectors
=
[
# I chose the pin order such that it is the
# Pin order similar to iCEBreaker to allow PMODs reuse.
# same as on the iCEBreaker so that its PMODs
# can be reused with this board
(
"
PMOD1
"
,
"
10 6 3 48 9 4 2 47
"
),
(
"
PMOD1
"
,
"
10 6 3 48 9 4 2 47
"
),
(
"
PMOD2
"
,
"
46 44 42 37 45 43 38 36
"
),
(
"
PMOD2
"
,
"
46 44 42 37 45 43 38 36
"
),
(
"
PMOD3
"
,
"
34 31 27 25 32 28 26 23
"
),
(
"
PMOD3
"
,
"
34 31 27 25 32 28 26 23
"
),
(
"
J7
"
,
"
48 - 3 47 - 2
"
),
# Numbering similar to PMODS: 0: Marked pin.
# numbering similar to the pmods:
# 0 is marked pin, parallel rows
# notice that all those pins are also connected to PMOD1
(
"
J7
"
,
"
48 - 3 47 - 2
"
),
]
]
# PMODS --------------------------------------------------------------------------------------------
# PMODS --------------------------------------------------------------------------------------------
...
@@ -73,7 +66,7 @@ _connectors = [
...
@@ -73,7 +66,7 @@ _connectors = [
def
led_pmod_io_v11
(
pmod
,
offset
=
0
):
def
led_pmod_io_v11
(
pmod
,
offset
=
0
):
return
[
return
[
# LED PMOD: https://www.aliexpress.com/item/1005001504777342.html
# LED PMOD: https://www.aliexpress.com/item/1005001504777342.html
#
c
ontrary to the supplied schematic, the two nibbles seem to be swapped on the board
#
C
ontrary to the supplied schematic, the two nibbles seem to be swapped on the board
.
(
"
user_led_n
"
,
offset
+
0
,
Pins
(
f
"
{
pmod
}
:4
"
),
IOStandard
(
"
LVCMOS33
"
)),
(
"
user_led_n
"
,
offset
+
0
,
Pins
(
f
"
{
pmod
}
:4
"
),
IOStandard
(
"
LVCMOS33
"
)),
(
"
user_led_n
"
,
offset
+
1
,
Pins
(
f
"
{
pmod
}
:5
"
),
IOStandard
(
"
LVCMOS33
"
)),
(
"
user_led_n
"
,
offset
+
1
,
Pins
(
f
"
{
pmod
}
:5
"
),
IOStandard
(
"
LVCMOS33
"
)),
(
"
user_led_n
"
,
offset
+
2
,
Pins
(
f
"
{
pmod
}
:6
"
),
IOStandard
(
"
LVCMOS33
"
)),
(
"
user_led_n
"
,
offset
+
2
,
Pins
(
f
"
{
pmod
}
:6
"
),
IOStandard
(
"
LVCMOS33
"
)),
...
...
This diff is collapsed.
Click to expand it.
litex_boards/targets/muselab_icesugar.py
+
1
−
2
View file @
e99272cb
...
@@ -6,8 +6,7 @@
...
@@ -6,8 +6,7 @@
# Copyright (c) 2021 Hans Baier <hansfbaier@gmail.com>
# Copyright (c) 2021 Hans Baier <hansfbaier@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause
# SPDX-License-Identifier: BSD-2-Clause
# iCESugar FPGA:
# iCESugar FPGA: https://www.aliexpress.com/item/4001201771358.html
# https://www.aliexpress.com/item/4001201771358.html
import
os
import
os
import
argparse
import
argparse
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment