Skip to content
Snippets Groups Projects
Commit 1333f89e authored by alainlou's avatar alainlou
Browse files

rz_easyfpga: adjust SDRAM clk phase 

- also add 1:2 rate
parent 610e82d7
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment