Skip to content
Snippets Groups Projects
Select Git revision
  • ef87cab66492fe530bb6ec2e499b030c5ae60286
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
8 results

fsl

Forked from Reform / reform-boundary-uboot
Loading
user avatar
York Sun authored
JEDEC spec allows DRAM vendors to use prime DQ for write leveling. This
is not an issue unless some DQ pins are not connected. If a platform uses
regular DIMMs but with reduced DDR ECC pins, the prime DQ may end up on
those floating pins for the second rank. The workaround is to use a known
good chip select for this purpose.

Signed-off-by: default avatarYork Sun <yorksun@freescale.com>
ef87cab6
History