Skip to content
Snippets Groups Projects
Commit 9ed00b07 authored by Stefan Roese's avatar Stefan Roese
Browse files

arm: mvebu: theadorable: Configure board for PCIe 2.0 capability


Use a board-specific board_sat_r_get() function to configure the board
for PCIe 2.0 capability (e.g. 5GB/s link speed). Otherwise the default
of 2.5GB/s will be established.

Signed-off-by: default avatarStefan Roese <sr@denx.de>
parent 8824cfc1
No related branches found
No related tags found
No related merge requests found
...@@ -126,6 +126,12 @@ MV_BIN_SERDES_CFG *board_serdes_cfg_get(u8 pex_mode) ...@@ -126,6 +126,12 @@ MV_BIN_SERDES_CFG *board_serdes_cfg_get(u8 pex_mode)
return &theadorable_serdes_cfg[0]; return &theadorable_serdes_cfg[0];
} }
u8 board_sat_r_get(u8 dev_num, u8 reg)
{
/* Bit 0 enables PCI 2.0 link capabilities instead of PCI 1.x */
return 0x01;
}
int board_early_init_f(void) int board_early_init_f(void)
{ {
/* Configure MPP */ /* Configure MPP */
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment