Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
rkx7-litex-boards
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Reform
rkx7-litex-boards
Repository graph
Repository graph
You can move around the graph by using the arrow keys.
ea0eda9f7587a5888593d665b73168e277fa0905
Select Git revision
Branches
1
master
default
protected
1 result
Begin with the selected commit
Created with Raphaël 2.2.0
7
Jan
5
4
29
Dec
24
23
21
20
17
16
14
11
10
7
4
27
Nov
26
25
24
23
20
19
18
17
16
13
12
9
8
6
4
3
2
1
30
Oct
29
28
26
22
17
13
12
11
9
7
6
5
2
1
30
Sep
25
24
20
19
5
4
3
2
1
28
Aug
24
23
22
9
7
6
5
4
29
Jul
28
27
26
25
24
23
22
21
18
17
15
14
13
9
7
6
3
1
30
Jun
29
27
25
23
16
15
13
12
11
10
8
3
2
29
May
27
26
25
24
22
21
20
19
16
14
13
9
8
7
6
5
30
Apr
29
28
25
22
20
18
16
14
13
12
10
9
8
7
3
31
Mar
28
27
26
25
24
23
22
21
20
19
18
13
10
9
7
5
28
Feb
27
26
25
24
23
12
11
3
31
Jan
30
29
23
22
21
18
17
16
14
13
11
10
9
8
7
6
3
2
31
Dec
30
29
14
6
3
25
Nov
24
23
22
16
6
1
30
Oct
29
13
11
9
27
Sep
25
17
12
11
10
9
3
2
1
27
Aug
26
22
12
9
7
12
Jul
9
8
1
24
Jun
20
19
12
10
targets/xilinx: add comment on sys_clk to pll.clkin false path.
targets/xilinx: add false path constraint between sys_clk and pll.clkin.
colorlight: make LEDs optional
colorlight: Add option for etherbone ip address
genesys2: add (spi-)sdcard build options
genesys2: add "rst" and "cd" signals to (spi-)sdcard records
platforms/ecp5: Fix slewrate configuration
test/test_targets: update, remove RUNNING_ON_TRAVIS.
targets/gensdrphy/halfsdrphy: pass new optional sys_clk_freq (used to compute cl).
mercury_xu5: remove unneeded cmd_latency=0 (now defaulting to 0).
orangecrab: Run reset_timer with por/48MHz clock domain (sys clock domain is now directly reseted on usr_btn press).
orangecrab: Avoid usb clock domain reset on usr_btn press or SoC reset.
targets/arty: add variant support through --variant args.
targets/ecpix5/eth: set rx_delay to 0ns (tested with netboot on R01).
platforms/colorlight_5a_75b: revert toolchain args.
Merge pull request #141 from la6m/Colorlight_v8.0
targets/qmtech_wukong: submitted target was the platform file, update with target shared in #133.
qmtech_wukong: review/cleanup platform.
add colorlight v8.0 PCB
targets/qmtech_wukong: +x.
add QmTech Wukong board support.
nexys4ddr: fix eth/int_n pin (B8) and use 4-bit on vga.blue.
Merge pull request #136 from devobliquezer0/nexys4ddr_vga
nexys4ddr: add support for litexvideo VGA Terminal
Merge pull request #134 from Disasm/fix-orangecrab
Fix orangecrab target
README: update and center banner.
targets/orangecrab: use new DM remapping capability of LiteDRAM to fix LDM/UDM.
Merge pull request #132 from Disasm/fix-de10nano
Fix de10nano target
platforms/xcu1525: fix ddram 1/2/3 pinout.
targets/sds1104: litex_term now directly supports crossover uart.
Merge pull request #131 from antmicro/sync_arty
targets/arty: sync with litex repository
Merge pull request #130 from antmicro/fix-zybo-clock-pin
zybo_z7: fix clock pin constraint
Merge pull request #129 from geertu/master
targets/orangecrab: Fix --sdram-device help text
targets/fomu: modification to ValentyUSB no longer required.
target/usb_acm: switch git clone to litex-hub/valentyusb repo (up to date with LiteX).
Loading