Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
1 result
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.027Nov2625242320191817161312986432130Oct292826221713121197652130Sep252420195432128Aug2423229765429Jul282726252423222118171514139763130Jun2927252316151312111083229May27262524222120191614139876530Apr2928252220181614131210987331Mar2827262524232221201918131097528Feb27262524231211331Jan30292322211817161413111098763231Dec3029146325Nov242322166130Oct291311927Sep2517121110932127Aug2622129712Jul98124Jun20191210target/usb_acm: switch git clone to litex-hub/valentyusb repo (up to date with LiteX).Merge pull request #128 from trabucayre/redpitaya_supportadd support for redpitaya14/16Merge pull request #127 from daveshah1/nexus-toolchainnexus: Allow selection of toolchainci: switch from Travis CI to Github Actions.targets/colorlight_5a_75x: update instructions and LiteEthPHYRGMII's tx_delay (required with LiteEth fixes).colorlight_5a_75x: add LedChaser.colorlight_5a_75x: switch prog to FT232 based programmer (ex: JTAG HS2).Merge pull request #124 from antmicro/jboc/mercury-xu5mercury_xu5: reduce cmd_latency to fix problems with DRAM levelingMerge pull request #123 from teknoman117/litefurytargets/litefury: new targettargets/acorn_cle_215: add SATA.targets/xcu1525: add SATA.targets/kcu105: add SATA.add initial Siglent SDS1104X-E support (Ethernet & DDR3 validated).targets: add --sys-clk-freq support to all targets.targets: create platform on BaseSoC for all targets (consitency).targets/pcie: simplify using new LiteX's add_pcie method and enable it on all devices supported by LitePCIe.qmtech_ep4ce15: convert name to lowercase, minor cleanup and add to test_targets.Merge pull request #122 from baselsayeh/mastertest/test_targets: update.platforms/zybo_z7: fix default_clk typo.platforms/crosslink_nx_evn/vip: add default_clk.targets/simple: add try/except on leds.update copyrighttargets: add tinyfpga_bx target (based on icebreaker/fomu targets).targets/simple: simplify (only keep minimal SoC + Leds) and add load argument.platforms/ice40/ecp5: add toolchain parameter with default to trellis (ECP5) or icestorm (iCE40).targets/netv2: add PCIe.targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.targets: remove add_csr("crg") (no longer needed).targets: cleanup, uniformize build arguments between targets.add Qmtech EP4CE15 coreboard supporttargets/crosslink_nx: update NXLRAM import.targets/crosslink_nx_evn: update NXPLL import.targets/Ultrascale: add missing AsyncResetSynchronizer import.Merge pull request #121 from davidcorrigan714/masterLattice NX PLL Support