- Jan 28, 2021
-
-
Alessandro Comodi authored
Signed-off-by:
Alessandro Comodi <acomodi@antmicro.com>
-
- Jan 27, 2021
-
-
enjoy-digital authored
Add colorlight i5 board support
-
Kaz Kojima authored
-
Kaz Kojima authored
-
- Jan 26, 2021
-
-
Florent Kermarrec authored
-
- Jan 25, 2021
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
orangecrab: remove dm_remapping workaround: we are now using Wihsbone/L2 path with VexRiscv-SMP on this board.
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
enjoy-digital authored
Add board support for Terasic/Arrow SocKit, Add connectors to de0-nano
-
- Jan 24, 2021
-
-
enjoy-digital authored
ULX3S: Make spiflash optionally accessible from the SoC, and bootable
-
enjoy-digital authored
Fix SDCard issue when no SDCard inserted in ECPIX5 board.
-
enjoy-digital authored
ECPIX-5: add option to select ECP5 device
-
- Jan 23, 2021
-
-
Blake Smith authored
-
Hans Baier authored
-
Hans Baier authored
-
- Jan 22, 2021
-
-
Florent Kermarrec authored
-
- Jan 20, 2021
-
- Jan 18, 2021
-
-
Vadim Kaushan authored
-
- Jan 16, 2021
-
-
enjoy-digital authored
nexys4ddr: add etherbone support
-
- Jan 15, 2021
-
-
Gabriel Somlo authored
-
- Jan 12, 2021
-
-
Florent Kermarrec authored
This fixes https://github.com/enjoy-digital/litedram/issues/130 and has been tested at 48/64/96MHz on MT41K64M16 and MT41K512M16 variants. Also remove un-needed cd_sys2x_eb.
-
Florent Kermarrec authored
-
- Jan 08, 2021
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Hans Baier authored
-
- Jan 07, 2021
-
-
Florent Kermarrec authored
eth-ip will also be used to configure Ethernet IP addresss.
-
Florent Kermarrec authored
-
enjoy-digital authored
colorlight: Add option for etherbone ip address and LED chaser
-
enjoy-digital authored
genesys2: LiteSDCard support
-
enjoy-digital authored
platforms/ecp5: Fix slewrate configuration
-
Florent Kermarrec authored
-
- Jan 06, 2021
-
-
Florent Kermarrec authored
The SoC reset added recently creates a path between sys_clk and pll.clkin clock domains that is reported by the tools but that can be safely ignored.
-
- Jan 05, 2021
-
-
Hans Baier authored
-
Hans Baier authored
-
- Jan 04, 2021
-
-
Gabriel Somlo authored
Signed-off-by:
Gabriel Somlo <gsomlo@gmail.com>
-
Gabriel Somlo authored
Signed-off-by:
Gabriel Somlo <gsomlo@gmail.com>
-
Geert Uytterhoeven authored
When building linux-on-litex-vexriscv for OrangeCrab: Warning: IOBUF 'spisdcard_clk' attribute 'SLEW' is not recognised (on line 207) Warning: IOBUF 'spisdcard_mosi' attribute 'SLEW' is not recognised (on line 210) Warning: IOBUF 'spisdcard_cs_n' attribute 'SLEW' is not recognised (on line 214) Warning: IOBUF 'spisdcard_miso' attribute 'SLEW' is not recognised (on line 218) Platforms using litex.build.lattice.LatticePlatform seem to support only "SLEWRATE", not "SLEW". Fix the few offenders in the LogicBone and OrangeCrab platform definitions. Signed-off-by:
Geert Uytterhoeven <geert@linux-m68k.org>
-