- Jul 06, 2021
-
-
Joey Bushagour authored
-
- Mar 29, 2021
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
- main_ram mem_map is now directly used by add_sdram when origin is None. - max_sdram_size/min_l2_data_width are no longer exposed as targets arguments this can still be used enforced directly in the few cases it is useful.
-
- Mar 25, 2021
-
-
Florent Kermarrec authored
boards: Add Vendor prefix to platforms/targets name when useful and when multiple boards from the same vendor. (With Retro-Compat on the imports).
-
Florent Kermarrec authored
-
- Mar 24, 2021
-
-
Florent Kermarrec authored
targets: Switch to soc_core_args/soc_core_argdict (instead of soc_sdram that is now deprecated, but still supported for now).
-
- Jan 07, 2021
-
-
Florent Kermarrec authored
-
- Jan 06, 2021
-
-
Florent Kermarrec authored
The SoC reset added recently creates a path between sys_clk and pll.clkin clock domains that is reported by the tools but that can be safely ignored.
-
- Nov 12, 2020
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
targets/pcie: simplify using new LiteX's add_pcie method and enable it on all devices supported by LitePCIe.
-
- Nov 04, 2020
-
-
Florent Kermarrec authored
-
- Oct 13, 2020
-
-
Florent Kermarrec authored
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
-
- Oct 12, 2020
-
-
Florent Kermarrec authored
-
- Aug 23, 2020
-
-
Florent Kermarrec authored
-
- Aug 06, 2020
-
-
Florent Kermarrec authored
-
- Jun 30, 2020
-
-
Florent Kermarrec authored
-
- May 21, 2020
-
-
Florent Kermarrec authored
-
- May 08, 2020
-
-
Florent Kermarrec authored
Default to Chaser mode and similar user interface than GPIOOut.
-
- May 05, 2020
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- Mar 21, 2020
-
-
Florent Kermarrec authored
-
- Feb 28, 2020
-
-
Florent Kermarrec authored
-
- Feb 25, 2020
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- Feb 24, 2020
-
-
Fei Gao authored
add new board files for VC707 and VCU118, only specified limited ports for VCU118, including clock, reset and DDR4
-
- Feb 11, 2020
-
-
Florent Kermarrec authored
targets/EthernetSoC: be sure memory region is added before adding Wishbone Slave (required by new SoC)
-
- Feb 03, 2020
-
-
Florent Kermarrec authored
We initially wanted to provide different level of support for the platforms/targets, mainly to avoid too much maintenance and let each contributor update its contributed platforms and targets, but it's easier to update all platforms/targets all-together when LiteX evolves or changes (and that's what has been done on litex-boards since the creation of the repository). So let just simplify things and avoid this differentiation.
-
- Jan 16, 2020
-
-
Florent Kermarrec authored
-
- Jan 13, 2020
-
-
Florent Kermarrec authored
-
- Dec 06, 2019
-
-
Florent Kermarrec authored
targets: keep attributes are no longer needed since automatically added when applying constraints to signals.
-
- Dec 03, 2019
-
-
Florent Kermarrec authored
-
- Oct 30, 2019
-
-
Florent Kermarrec authored
-
- Oct 09, 2019
-
-
Florent Kermarrec authored
-
- Sep 25, 2019
-
-
Florent Kermarrec authored
-
- Aug 26, 2019
-
-
Florent Kermarrec authored
-
- Jul 12, 2019
-
-
Florent Kermarrec authored
-
- Jun 24, 2019
-
-
Florent Kermarrec authored
-
- Jun 10, 2019
-
-
Florent Kermarrec authored
-