- Sep 20, 2021
-
-
Florent Kermarrec authored
-
- Sep 14, 2021
-
-
Florent Kermarrec authored
-
- Jul 29, 2021
-
-
Florent Kermarrec authored
-
- Jul 27, 2021
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- Jul 22, 2021
-
-
Lucas Teske authored
-
- Jul 06, 2021
-
-
Joey Bushagour authored
-
- Mar 29, 2021
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
- main_ram mem_map is now directly used by add_sdram when origin is None. - max_sdram_size/min_l2_data_width are no longer exposed as targets arguments this can still be used enforced directly in the few cases it is useful.
-
- Mar 27, 2021
-
-
Florent Kermarrec authored
If useful for several boards, this should probably be provided directly by LiteX.
-
- Mar 25, 2021
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- Mar 19, 2021
-
-
Kaz Kojima authored
-
- Feb 02, 2021
-
-
Kaz Kojima authored
-
- Jan 30, 2021
-
-
Gary Wong authored
Collect --with-ethernet/--with-etherbone, --with-spi-sdcard/--with-sdcard, etc. into ArgumentParser.add_mutually_exclusive_group()s. That way, we get pretty --help output, and appropriate error messages if somebody tries to ask for something that doesn't make sense.
-
- Jan 27, 2021
-
-
Kaz Kojima authored
-
Kaz Kojima authored
-
- Jan 07, 2021
-
-
Florent Kermarrec authored
eth-ip will also be used to configure Ethernet IP addresss.
-
Florent Kermarrec authored
-
- Jan 05, 2021
-
-
Hans Baier authored
-
Hans Baier authored
-
- Jan 04, 2021
-
-
Florent Kermarrec authored
-
- Nov 23, 2020
-
-
Florent Kermarrec authored
targets/colorlight_5a_75x: update instructions and LiteEthPHYRGMII's tx_delay (required with LiteEth fixes).
-
Florent Kermarrec authored
-
- Nov 12, 2020
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- Nov 04, 2020
-
-
Florent Kermarrec authored
-
- Sep 02, 2020
-
-
DerFetzer authored
-
- Sep 01, 2020
-
-
DerFetzer authored
-
DerFetzer authored
-
Florent Kermarrec authored
-
- Aug 23, 2020
-
-
Florent Kermarrec authored
-
- Aug 07, 2020
-
-
Florent Kermarrec authored
-
- Jul 26, 2020
-
-
Florent Kermarrec authored
This allows creating SoCs with CPU, SDRAM and Etherbone enabled all together.
-
- Jun 30, 2020
-
-
Florent Kermarrec authored
-
- Jun 10, 2020
-
-
Florent Kermarrec authored
-
Vadim Kaushan authored
-
- May 29, 2020
-
-
Florent Kermarrec authored
-
- May 27, 2020
-
-
Florent Kermarrec authored
-