Skip to content
Snippets Groups Projects
Commit ee28d7b5 authored by Florent Kermarrec's avatar Florent Kermarrec
Browse files

targets/ulx3s/add_oled: simplify.

parent 623faa9d
No related branches found
No related tags found
No related merge requests found
......@@ -114,17 +114,13 @@ class BaseSoC(SoCCore):
def add_oled(self):
pads = self.platform.request("oled_spi")
pads.miso = Signal()
oled = SPIMaster(pads, 8, self.sys_clk_freq, 8e6)
oled.add_clk_divider()
self.submodules.oled_spi = oled
self.submodules.oled_spi = SPIMaster(pads, 8, self.sys_clk_freq, 8e6)
self.oled_spi.add_clk_divider()
self.add_csr("oled_spi")
ctl_pads = self.platform.request("oled_ctl")
oled_ctl = GPIOOut(ctl_pads)
self.submodules.oled_ctl = oled_ctl
self.submodules.oled_ctl = GPIOOut(self.platform.request("oled_ctl"))
self.add_csr("oled_ctl")
# Build --------------------------------------------------------------------------------------------
def main():
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment