Skip to content
Snippets Groups Projects
0010-arm64-dts-imx8mp-add-HDMI-power-domains.patch 2.13 KiB
Newer Older
  • Learn to ignore specific revisions
  • From d1f84163b33b4fed1a4638f5d51abefc5fe0ac25 Mon Sep 17 00:00:00 2001
    From: Lucas Stach <l.stach@pengutronix.de>
    Date: Wed, 30 Mar 2022 18:24:43 +0200
    Subject: [PATCH 10/11] arm64: dts: imx8mp: add HDMI power-domains
    
    This adds the PGC and HDMI blk-ctrl nodes providing power control for
    HDMI subsystem peripherals.
    
    Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
    ---
     arch/arm64/boot/dts/freescale/imx8mp.dtsi | 35 +++++++++++++++++++++++
     1 file changed, 35 insertions(+)
    
    --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
    +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
    @@ -841,6 +841,23 @@
     							 <&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
     					};
     
    +					pgc_hdmimix: power-domains@14 {
    +						#power-domain-cells = <0>;
    +						reg = <IMX8MP_POWER_DOMAIN_HDMIMIX>;
    +						clocks = <&clk IMX8MP_CLK_HDMI_ROOT>,
    +							 <&clk IMX8MP_CLK_HDMI_APB>;
    +						assigned-clocks = <&clk IMX8MP_CLK_HDMI_AXI>,
    +								  <&clk IMX8MP_CLK_HDMI_APB>;
    +						assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_500M>,
    +									 <&clk IMX8MP_SYS_PLL1_133M>;
    +						assigned-clock-rates = <500000000>, <133000000>;
    +					};
    +
    +					pgc_hdmi_phy: power-domains@15 {
    +						#power-domain-cells = <0>;
    +						reg = <IMX8MP_POWER_DOMAIN_HDMI_PHY>;
    +					};
    +
     					pgc_mipi_phy2: power-domain@16 {
     						#power-domain-cells = <0>;
     						reg = <IMX8MP_POWER_DOMAIN_MIPI_PHY2>;
    @@ -1370,6 +1387,24 @@
     				clock-names = "ipg";
     				power-domains = <&hdmi_blk_ctrl IMX8MP_HDMIBLK_PD_IRQSTEER>;
     			};
    +
    +			hdmi_blk_ctrl: blk-ctrl@32fc0000 {
    +				compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";
    +				reg = <0x32fc0000 0x23c>;
    +				clocks = <&clk IMX8MP_CLK_HDMI_APB>,
    +					 <&clk IMX8MP_CLK_HDMI_ROOT>,
    +					 <&clk IMX8MP_CLK_HDMI_REF_266M>,
    +					 <&clk IMX8MP_CLK_HDMI_24M>;
    +				clock-names = "apb", "axi", "ref_266m", "ref_24m";
    +				power-domains = <&pgc_hdmimix>, <&pgc_hdmimix>,
    +						<&pgc_hdmimix>, <&pgc_hdmimix>,
    +						<&pgc_hdmimix>, <&pgc_hdmimix>,
    +						<&pgc_hdmimix>, <&pgc_hdmi_phy>;
    +				power-domain-names = "bus", "irqsteer", "lcdif",
    +						     "pai", "pvi", "trng",
    +						     "hdmi-tx", "hdmi-tx-phy";
    +				#power-domain-cells = <1>;
    +			};
     		};
     
     		aips5: bus@30c00000 {