Skip to content
Snippets Groups Projects
Select Git revision
10 results Searching

ddr

user avatar
York Sun authored
Add/update registers for DDR4, including DQ mappings. Allow raw timing
method used for all controllers. Update mode_9 register to 0x500 for
improved stability. Check DDR controller version number individually
in case a SoC has multiple DDR controllers of different versions.
Increase read-write turnaround for DDR4 high speeds.

Signed-off-by: default avatarYork Sun <yorksun@freescale.com>
66869f95
History
Name Last commit Last update
..
fsl
mvebu