- May 20, 2016
-
-
Wills Wang authored
The correct pinctrl is handled automatically so we don't need to do it in the driver. Signed-off-by:
Wills Wang <wills.wang@live.com>
-
Tim Chick authored
Signed-off-by:
Tim Chick <tim.chick@mediatek.com>
-
Purna Chandra Mandal authored
PIC32 internal flash devices are parallel NOR flash divided into number of banks to allow erase-programming in one while fetch and execution continues on other. As the flash banks are memory mapped stored code can be executed directly from flash (XIP), also there is additional hardware logic to prefetch and cache contents to improve execution performance. These flash can also be used to store user data (like environment). Flash erase and programming are handled by on-chip NVM controller. Driver implemented driver model but MTD is not really support. Signed-off-by:
Purna Chandra Mandal <purna.mandal@microchip.com> Reviewed-by:
Simon Glass <sjg@chromium.org>
-
Purna Chandra Mandal authored
Microchip PIC32 has internal parallel flash (non-CFI compliant). These flash devices do not support any identifier command so no standard IDs. Added unique IDs to seperate these flash devices from others supported by U-Boot. Signed-off-by:
Purna Chandra Mandal <purna.mandal@microchip.com>
-
Wills Wang authored
This patch add board-level code and base DT for AP143. Signed-off-by:
Wills Wang <wills.wang@live.com> [updated defconfig, enabled CONFIG_USE_PRIVATE_LIBGCC=y] Signed-off-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
Wills Wang authored
This patch add board-level code and base DT for AP121. Signed-off-by:
Wills Wang <wills.wang@live.com> [updated defconfig, enabled CONFIG_USE_PRIVATE_LIBGCC=y] Signed-off-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
Wills Wang authored
This patch add a compatible spi driver for ath79 series SOC. Signed-off-by:
Wills Wang <wills.wang@live.com> Reviewed-by:
Thomas Chou <thomas@wytron.com.tw> Reviewed-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
Wills Wang authored
This patch add support for ar933x serial. Signed-off-by:
Wills Wang <wills.wang@live.com> Reviewed-by:
Thomas Chou <thomas@wytron.com.tw> Reviewed-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Reviewed-by:
Simon Glass <sjg@chromium.org>
-
Wills Wang authored
This is a simple pinctrl driver, it just support uart and spi pin-mux now. Signed-off-by:
Wills Wang <wills.wang@live.com> Reviewed-by:
Simon Glass <sjg@chromium.org> [fixed typo in commit subject line] Signed-off-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
Wills Wang authored
This is a simple pinctrl driver, it just support uart and spi pin-mux now. Signed-off-by:
Wills Wang <wills.wang@live.com> Reviewed-by:
Simon Glass <sjg@chromium.org> [fixed typo in commit subject line] Signed-off-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
Wills Wang authored
This patch enable work for qca953x SOC. Signed-off-by:
Wills Wang <wills.wang@live.com>
-
Wills Wang authored
This patch enable work for ar933x SOC. Signed-off-by:
Wills Wang <wills.wang@live.com>
-
Wills Wang authored
This patch add some common code for QCA/Atheros ath79 SOCs such as DDR tuning, chip reset and CPU detection. Signed-off-by:
Wills Wang <wills.wang@live.com>
-
Stanislav Galabov authored
Signed-off-by:
Stanislav Galabov <sgalabov@gmail.com>
-
Stanislav Galabov authored
Specifically tested on MIPS under QEMU (works with all combination of bit-ness and endian-ness) Signed-off-by:
Stanislav Galabov <sgalabov@gmail.com>
-
Stanislav Galabov authored
Use CONFIG_IDE_SWAP_IO when running on big-endian MIPS (32 or 64-bit) in QEMU so that IDE transfers work properly Signed-off-by:
Stanislav Galabov <sgalabov@gmail.com>
-
Stanislav Galabov authored
Properly calculate ATA_SECTORWORDS, using a fixed-size integer, so it works for both 32-bit and 64-bit targets Signed-off-by:
Stanislav Galabov <sgalabov@gmail.com>
-
- May 17, 2016
-
-
git://git.denx.de/u-boot-dmTom Rini authored
-
git://www.denx.de/git/u-boot-imxTom Rini authored
-
Simon Glass authored
Add a simple test which checks that a sandbox-emulated SD card can be used correctly. This tests plumbing through the MMC stack's block-device implementaion. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Enable building the MMC code for sandbox. This increases build coverage for sandbox. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Add an emulation of an SD card to sandbox, allowing MMC to be used in tests. The emulation is very simple, supporting only card detection and reading test data. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Add support for enabling CONFIG_BLK with MMC. This involves changing a few functions to use struct udevice and adding a MMC block device driver. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Binding an MMC device when CONFIG_BLK is enabled requires that a block device be bound as a child of the MMC device. Add a function to do this. The mmc_create() method will be used only when DM_BLK is disabled. Add an unbind method also. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Implement the functions in mmc_legacy.c for driver-model block devices, so that MMC can use driver model for these. This allows CONFIG_BLK to be enabled with DM_MMC. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This driver will require generic MMC and block-device support in a future commit. To avoid test errors, make this change now. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Instead of looking up the MMC device by number, just pass it in. This makes it possible to use this function with driver model. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Return -EINVAL instead of -1 in this function, to provide a more meaningful error. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
At present the MMC subsystem maintains its own list of MMC devices. This cannot work with driver model, which needs to maintain this itself. Move the list code into a separate 'legacy' file. The core MMC code remains, and will be shared with the driver-model implementation. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Update the existing drivers to set up this new pointer. This will be required by the MMC uclass. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This member should be explained, since it is not obvious why it is needed. Add a comment. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This is not needed since we can use the functions provided by the legacy block device support. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Drop use of the table in part.c for this feature. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
The block device uclass does not currently support selecting a particular hardware partition but this is needed for MMC. Add it so that the blk API can support MMC properly. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Avoid calling directly into the MMC code - use the new API call instead. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Bring this in for SPL so that we can use generic code for loading from block devices. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
The MMC block device is contained within struct mmc. But with driver model this will not be the case. Add a function to obtain the block device. We can later implement this for CONFIG_BLK. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Implement this method so that hardware partitions will work correctly with MMC. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
This function is defined after it is used. In preparation for making it static, move it up a little. Also drop the printf() which should not appear in a driver. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
Simon Glass authored
Mark the device name as allocated so that it will be freed correctly when the device is unbound. Signed-off-by:
Simon Glass <sjg@chromium.org>
-