Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
reform-boundary-uboot
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Reform
reform-boundary-uboot
Commits
6052b1c6
Commit
6052b1c6
authored
8 years ago
by
Tim Harvey
Committed by
Stefano Babic
8 years ago
Browse files
Options
Downloads
Patches
Plain Diff
imx: ventana: SPL: added support for 32bit IMX6DQ 8Gb density DRAM config
Signed-off-by:
Tim Harvey
<
tharvey@gateworks.com
>
parent
1b99103f
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
board/gateworks/gw_ventana/gw_ventana_spl.c
+32
-0
32 additions, 0 deletions
board/gateworks/gw_ventana/gw_ventana_spl.c
with
32 additions
and
0 deletions
board/gateworks/gw_ventana/gw_ventana_spl.c
+
32
−
0
View file @
6052b1c6
...
...
@@ -190,6 +190,20 @@ static struct mx6_ddr3_cfg mt41k256m16ha_125 = {
.
trasmin
=
3500
,
};
/* MT41K512M16HA-125 (8Gb density) */
static
struct
mx6_ddr3_cfg
mt41k512m16ha_125
=
{
.
mem_speed
=
1600
,
.
density
=
8
,
.
width
=
16
,
.
banks
=
8
,
.
rowaddr
=
16
,
.
coladdr
=
10
,
.
pagesz
=
2
,
.
trcd
=
1375
,
.
trcmin
=
4875
,
.
trasmin
=
3500
,
};
/*
* calibration - these are the various CPU/DDR3 combinations we support
*/
...
...
@@ -341,6 +355,19 @@ static struct mx6_mmdc_calibration mx6dq_256x64_mmdc_calib = {
.
p1_mpwrdlctl
=
0X40304239
,
};
static
struct
mx6_mmdc_calibration
mx6dq_512x32_mmdc_calib
=
{
/* write leveling calibration determine */
.
p0_mpwldectrl0
=
0x002A0025
,
.
p0_mpwldectrl1
=
0x003A002A
,
/* Read DQS Gating calibration */
.
p0_mpdgctrl0
=
0x43430356
,
.
p0_mpdgctrl1
=
0x033C0335
,
/* Read Calibration: DQS delay relative to DQ read access */
.
p0_mprddlctl
=
0x4B373F42
,
/* Write Calibration: DQ/DM delay relative to DQS write access */
.
p0_mpwrdlctl
=
0x303E3C36
,
};
static
void
spl_dram_init
(
int
width
,
int
size_mb
,
int
board_model
)
{
struct
mx6_ddr3_cfg
*
mem
=
NULL
;
...
...
@@ -420,6 +447,11 @@ static void spl_dram_init(int width, int size_mb, int board_model)
else
calib
=
&
mx6sdl_256x32_mmdc_calib
;
debug
(
"4gB density
\n
"
);
}
else
if
(
width
==
32
&&
size_mb
==
2048
)
{
mem
=
&
mt41k512m16ha_125
;
if
(
is_cpu_type
(
MXC_CPU_MX6Q
))
calib
=
&
mx6dq_512x32_mmdc_calib
;
debug
(
"8gB density
\n
"
);
}
else
if
(
width
==
64
&&
size_mb
==
512
)
{
mem
=
&
mt41k64m16jt_125
;
debug
(
"1gB density
\n
"
);
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment