driver/ddr/fsl: Add support for multiple DDR clocks
Controller number is passed for function calls to support individual
DDR clock, depending on SoC implementation. It is backward compatible
with exising platforms. Multiple clocks have been verifyed on LS2085A
emulator.
Signed-off-by:
York Sun <yorksun@freescale.com>
Showing
- drivers/ddr/fsl/arm_ddr_gen3.c 1 addition, 1 deletiondrivers/ddr/fsl/arm_ddr_gen3.c
- drivers/ddr/fsl/ctrl_regs.c 113 additions, 95 deletionsdrivers/ddr/fsl/ctrl_regs.c
- drivers/ddr/fsl/ddr1_dimm_params.c 9 additions, 9 deletionsdrivers/ddr/fsl/ddr1_dimm_params.c
- drivers/ddr/fsl/ddr2_dimm_params.c 6 additions, 6 deletionsdrivers/ddr/fsl/ddr2_dimm_params.c
- drivers/ddr/fsl/ddr3_dimm_params.c 4 additions, 4 deletionsdrivers/ddr/fsl/ddr3_dimm_params.c
- drivers/ddr/fsl/ddr4_dimm_params.c 4 additions, 4 deletionsdrivers/ddr/fsl/ddr4_dimm_params.c
- drivers/ddr/fsl/fsl_ddr_gen4.c 1 addition, 1 deletiondrivers/ddr/fsl/fsl_ddr_gen4.c
- drivers/ddr/fsl/lc_common_dimm_params.c 16 additions, 11 deletionsdrivers/ddr/fsl/lc_common_dimm_params.c
- drivers/ddr/fsl/main.c 14 additions, 11 deletionsdrivers/ddr/fsl/main.c
- drivers/ddr/fsl/mpc85xx_ddr_gen3.c 3 additions, 1 deletiondrivers/ddr/fsl/mpc85xx_ddr_gen3.c
- drivers/ddr/fsl/options.c 3 additions, 3 deletionsdrivers/ddr/fsl/options.c
- drivers/ddr/fsl/util.c 6 additions, 6 deletionsdrivers/ddr/fsl/util.c
- include/fsl_ddr.h 9 additions, 6 deletionsinclude/fsl_ddr.h
- include/fsl_ddr_dimm_params.h 1 addition, 1 deletioninclude/fsl_ddr_dimm_params.h
Loading
Please register or sign in to comment