-
Peng Fan authored
Introduce DDR driver for i.MX8M. The driver will be used by SPL to initialze DDR PHY and DDR Controller. Signed-off-by:
Peng Fan <peng.fan@nxp.com> ddr: imx8m: Fix ddr4 driver build issue Since the parameter of dram_pll_init is changed, update to use new. Also remove non-existed header file. Signed-off-by:
Ye Li <ye.li@nxp.com> Signed-off-by:
Peng Fan <peng.fan@nxp.com>
Peng Fan authoredIntroduce DDR driver for i.MX8M. The driver will be used by SPL to initialze DDR PHY and DDR Controller. Signed-off-by:
Peng Fan <peng.fan@nxp.com> ddr: imx8m: Fix ddr4 driver build issue Since the parameter of dram_pll_init is changed, update to use new. Also remove non-existed header file. Signed-off-by:
Ye Li <ye.li@nxp.com> Signed-off-by:
Peng Fan <peng.fan@nxp.com>
Kconfig 632 B
config IMX8M_DRAM
bool "imx8m dram"
config IMX8M_LPDDR4
bool "imx8m lpddr4"
select IMX8M_DRAM
help
Select the i.MX8M LPDDR4 driver support on i.MX8M SOC.
config IMX8M_DDR4
bool "imx8m ddr4"
select IMX8M_DRAM
help
Select the i.MX8M DDR4 driver support on i.MX8M SOC.
config SAVED_DRAM_TIMING_BASE
hex "Define the base address for saved dram timing"
help
after DRAM is trained, need to save the dram related timming
info into memory for low power use. OCRAM_S is used for this
purpose on i.MX8MM.
default 0x00180000 if IMX8MM
default 0x00180000 if IMX8MN
default 0x40000000 if IMX8MQ
default 0x00000000