Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
  • stable
  • extraversion
  • early-display
  • variant-emmc-nvme-boot
  • 2024-07-19
  • 2024-06-30
  • 2023-10-18
  • 2023-10-10
  • 2023-07-04
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
14 results

sequencer.c

Blame
    • Marek Vasut's avatar
      78cdd7d0
      ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_end() · 78cdd7d0
      Marek Vasut authored
      
      This function is implementing the DDR calibration Stage 3 as
      described in Altera EMI_RM 2015.05.04 . The main body of this
      function is almost identical to Stage 1.3 (DQ/DQS centering)
      for all but two flags -- use_read_test and update_fom. Convert
      this function to call rw_mgr_mem_calibrate_dq_dqs_centering()
      with the correct flags set to trim down the code duplication.
      
      Moreover, reorder the remnants in the function a little and
      convert the function to return either 0 or -EIO in case of
      success and failure respectively, to match the common return
      value convention.
      
      Signed-off-by: default avatarMarek Vasut <marex@denx.de>
      78cdd7d0
      History
      ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_end()
      Marek Vasut authored
      
      This function is implementing the DDR calibration Stage 3 as
      described in Altera EMI_RM 2015.05.04 . The main body of this
      function is almost identical to Stage 1.3 (DQ/DQS centering)
      for all but two flags -- use_read_test and update_fom. Convert
      this function to call rw_mgr_mem_calibrate_dq_dqs_centering()
      with the correct flags set to trim down the code duplication.
      
      Moreover, reorder the remnants in the function a little and
      convert the function to return either 0 or -EIO in case of
      success and failure respectively, to match the common return
      value convention.
      
      Signed-off-by: default avatarMarek Vasut <marex@denx.de>