Newer
Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/*
* Copyright (C) 2014 Boundary Devices
*
* SPDX-License-Identifier: GPL-2.0+
*
* Refer doc/README.imximage for more details about how-to configure
* and create imximage boot image
*
* The syntax is taken as close as possible with the kwbimage
*/
/* image version */
IMAGE_VERSION 2
/*
* Boot Device : one of
* spi, sd (the board has no nand neither onenand)
*/
BOOT_FROM spi
#define __ASSEMBLY__
#include <config.h>
#include "asm/arch/mx6-ddr.h"
#include "asm/arch/iomux.h"
#include "asm/arch/crm_regs.h"
/* turn on main power */
DATA 4, 0x020e03b4, 0xf0b0
DATA 4, 0x020e00a0, 5
/* NC YET */
#define MX6_MMDC_P0_MPDGCTRL0_VAL 0x42740304
#define MX6_MMDC_P0_MPDGCTRL1_VAL 0x026e0265
#define MX6_MMDC_P1_MPDGCTRL0_VAL 0x02750306
#define MX6_MMDC_P1_MPDGCTRL1_VAL 0x02720244
#define MX6_MMDC_P0_MPRDDLCTL_VAL 0x463d4041
#define MX6_MMDC_P1_MPRDDLCTL_VAL 0x42413c47
#define MX6_MMDC_P0_MPWRDLCTL_VAL 0x37414441
#define MX6_MMDC_P1_MPWRDLCTL_VAL 0x4633473b
#define MX6_MMDC_P0_MPWLDECTRL0_VAL 0x0025001f
#define MX6_MMDC_P0_MPWLDECTRL1_VAL 0x00290027
#define MX6_MMDC_P1_MPWLDECTRL0_VAL 0x001f002b
#define MX6_MMDC_P1_MPWLDECTRL1_VAL 0x000f0029
#define WALAT 1
#include "../common/mx6/ddr-setup.cfg"
#define RANK 0
#define BUS_WIDTH 64
/* This configuration not yet produced */
#include "../common/mx6/1066mhz_256mx16.cfg"
#include "../common/mx6/clocks.cfg"