Skip to content
Snippets Groups Projects
Forked from Reform / reform-boundary-uboot
3187 commits behind the upstream repository.
user avatar
Wenyou Yang authored
As said in the SAMA5D2 datasheet, the PLLA clock must be divided
by 2 by writing the PLLADIV2 bit in PMC_MCKR, if the ratio between
PCK and MCK is 3 (MDIV = 3). This is the purpose of the driver.

Signed-off-by: default avatarWenyou Yang <wenyou.yang@microchip.com>
fed0509c
History