Skip to content
Snippets Groups Projects
Select Git revision
  • d89ff2df33991b971b1388bc623d616e12b5e5fb
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
8 results

examples

Forked from Reform / reform-boundary-uboot
12991 commits behind the upstream repository.
user avatar
Chris Zankel authored
The Xtensa processor architecture is a configurable, extensible,
and synthesizable 32-bit RISC processor core provided by Cadence.

This is the first part of the basic architecture port with changes to
common files. The 'arch/xtensa' directory, and boards and additional
drivers will be in separate commits.

Signed-off-by: default avatarChris Zankel <chris@zankel.net>
Signed-off-by: default avatarMax Filippov <jcmvbkbc@gmail.com>
Reviewed-by: default avatarSimon Glass <sjg@chromium.org>
Reviewed-by: default avatarTom Rini <trini@konsulko.com>
de5e5cea
History
Name Last commit Last update
..
api
standalone
Makefile