Skip to content
Snippets Groups Projects
Select Git revision
  • d3daba10f159cca7e9d24c6f154926a9b92c75e3
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
8 results

cpu

Forked from Reform / reform-boundary-uboot
29658 commits behind the upstream repository.
user avatar
Lokesh Vutla authored
AM4372 EPOS EVM has 1GB LPDDR2(Part no: MT42L256M32D2LG-25 WT:A)
Adding LPDDR2 init sequence and register details for the same.
Below is the brief description of LPDDR2 init sequence:
-> Configure VTP
-> Configure DDR IO settings
-> Disable initialization and refreshes until EMIF registers are programmed.
-> Program Timing registers
-> Program PHY control and Temp alert and ZQ config registers.
-> Enable initialization and refreshes and configure SDRAM CONFIG register
-> Wait till initialization is complete and the configure MR registers.

Signed-off-by: default avatarLokesh Vutla <lokeshvutla@ti.com>
d3daba10
History