An error occurred while fetching folder content.
Forked from
Reform / reform-boundary-uboot
Source project has a limited visibility.
Purna Chandra Mandal
authored
This driver initializes PIC32 DDR2 SDRAM controller and internal DDR2 Phy module. DDR2 controller operates in half-rate mode (upto 533MHZ frequency). Signed-off-by:Paul Thacker <paul.thacker@microchip.com> Signed-off-by:
Purna Chandra Mandal <purna.mandal@microchip.com> Reviewed-by:
Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Reviewed-by:
Tom Rini <trini@konsulko.com> Reviewed-by:
Simon Glass <sjg@chromium.org>
Name | Last commit | Last update |
---|