- Jun 18, 2018
-
-
Ramon Fried authored
Replace Mateusz as Maintainer for ARM Snapdragon arch. Signed-off-by:
Ramon Fried <ramon.fried@gmail.com> Acked-by:
Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
-
- Jun 03, 2018
-
-
Heinrich Schuchardt authored
With 'make htmldocs' we can generate a documentation if the function comments follow the DocBook conventions. This patch adjusts the comments for EFI boot services and provides the DocBook template for the EFI subsystem. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by:
Alexander Graf <agraf@suse.de>
-
- May 31, 2018
-
-
Alexey Brodkin authored
As of today 'board/synopsys/' folder contains only Synopsys ARC boards supported by the same people who support 'arch/arc'. Signed-off-by:
Alexey Brodkin <abrodkin@synopsys.com>
-
- May 29, 2018
-
-
Ken Ma authored
Currently mvebu sata driver is in arch/arm/mach_mvebu directory, this patch moves it to drivers/ata directory with renaming "sata.c" to "ahci_mvebu.c" which is aligned to Linux. New ahci driver's kconfig option is added as AHCI_MVEBU which selects SCSI_AHCI and is based on AHCI. Signed-off-by:
Ken Ma <make@marvell.com> Reviewed-by:
Stefan Roese <sr@denx.de> Reviewed-by:
Simon Glass <sjg@chromium.org> Signed-off-by:
Stefan Roese <sr@denx.de>
-
- May 26, 2018
-
-
Patrick Delaunay authored
Add support of fuse command (read/write/program/sense) on bank 0 to access to BSEC SAFMEM (4096 OTP bits). Signed-off-by:
Patrick Delaunay <patrick.delaunay@st.com> Signed-off-by:
Patrice Chotard <patrice.chotard@st.com>
-
- May 11, 2018
-
-
Michal Simek authored
Xilinx ZynqMP also contains dual Cortex R5 which can run U-Boot. This patch is adding minimal support to get U-Boot boot. U-Boot on R5 runs out of DDR with default configuration that's why DDR needs to be partitioned if there is something else running on arm64. Console is done via Cadence uart driver and the first Cadence Triple Timer Counter is used for time. This configuration with uart1 was tested on zcu100-revC. U-Boot 2018.05-rc2-00021-gd058a08d907d (Apr 18 2018 - 14:11:27 +0200) Model: Xilinx ZynqMP R5 DRAM: 512 MiB WARNING: Caches not enabled MMC: In: serial@ff010000 Out: serial@ff010000 Err: serial@ff010000 Net: Net Initialization Skipped No ethernet found. ZynqMP r5> There are two ways how to run this on ZynqMP. 1. Run from ZynqMP arm64 tftpb 20000000 u-boot-r5.elf setenv autostart no && bootelf -p 20000000 cpu 4 disable && cpu 4 release 10000000 lockstep or cpu 4 disable && cpu 4 release 10000000 split 2. Load via jtag when directly to R5 Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
Alexander Graf authored
The zynqmpimage.c and the new zynqmpbif.c files are all maintained by Xilinx for the Zynq platforms. Let's match them accordingly in the MAINTAINERS file. Signed-off-by:
Alexander Graf <agraf@suse.de> Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
Michal Simek authored
Point to Zynqmp arm64 cpu folder not to Zynq arm32. Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
Michal Simek authored
This driver was tested on Xilinx ZynqMP SoC. Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
- May 02, 2018
-
-
Fabio Estevam authored
freescale.com domain is no longer reachable, so switch the maintainers' emails to nxp.com domain instead. Signed-off-by:
Fabio Estevam <fabio.estevam@nxp.com>
-
- Apr 17, 2018
-
-
Eugeniy Paltsev authored
Update ARC architecture maintainers and add uboot-snps-arc@synopsys.com mailing list. Signed-off-by:
Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by:
Alexey Brodkin <abrodkin@synopsys.com>
-
- Apr 10, 2018
-
-
Heinrich Schuchardt authored
Provide correct file paths. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Reviewed-by:
Patrick Delaunay <patrick.delaunay@st.com>
-
- Apr 09, 2018
-
-
Heinrich Schuchardt authored
Replace references to non-existent file. Cc: Michal Simek <michal.simek@xilinx.com> Cc: Michal Simek <monstr@monstr.eu> Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
Michal Simek authored
Fix c&p error from Zynq. Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
- Apr 04, 2018
-
-
Heinrich Schuchardt authored
Provides information about - usage of the bootefi command - overview of UEFI - interaction between U-Boot and EFI drivers Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Reviewed-by:
Leif Lindholm <leif.lindholm@linaro.org> Acked-by:
Leif Lindholm <leif.lindholm@linaro.org> Signed-off-by:
Alexander Graf <agraf@suse.de>
-
- Mar 28, 2018
-
-
Philipp Tomsich authored
The Rockchip-specific wrappers to the DW-MMC and the SDHCI driver were not covered as part of what's maintained by the architecture maintainers. Add them here. Signed-off-by:
Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
-
- Mar 23, 2018
-
-
Michal Simek authored
Fix my fragments to list all files in the repo. Also fix path to for Xilinx Zynq SoC (mach-zynq) It should be the part of "ARM: zynq: move SoC sources to mach-zynq" (sha1: 0107f240) And cover dts files in board MAINTAINERS files. Reported-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by:
Michal Simek <michal.simek@xilinx.com>
-
- Mar 19, 2018
-
-
Stefan Roese authored
ppc4xx support was removed some time ago. Lets remove the now unused entry in MAINTAINERS as well. Signed-off-by:
Stefan Roese <sr@denx.de> Cc: Heinrich Schuchardt <xypron.glpk@gmx.de>
-
Patrick Delaunay authored
add RCC clock driver for STMP32MP157 - base on driver model = UCLASS_CLK - support ops to enable, disable and get rate of all SOC clock needed by U-Boot Signed-off-by:
Patrick Delaunay <patrick.delaunay@st.com>
-
Patrick Delaunay authored
Add driver and binding for stm32mp1 ddr controller and phy Signed-off-by:
Patrick Delaunay <patrick.delaunay@st.com>
-
Patrick Delaunay authored
- add new arch stm32mp for STM32 MPU/Soc based on Cortex A - support for stm32mp157 SOC - SPL is used as first boot stage loader - using driver model for all the drivers, even in SPL - all security feature are deactivated (ETZC and TZC) - reused STM32 MCU drivers when it is possible Signed-off-by:
Patrick Delaunay <patrick.delaunay@st.com>
-
- Mar 16, 2018
-
-
Heinrich Schuchardt authored
Remove a link to a non-existent file. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Acked-by:
Andrew F. Davis <afd@ti.com>
-
Heinrich Schuchardt authored
Remove non-existing paths. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de>
-
Heinrich Schuchardt authored
Remove non-existing directories. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Acked-by:
Minkyu Kang <mk7.kang@samsung.com>
-
Heinrich Schuchardt authored
Change due to commit b08c8c48 ("libfdt: move headers to <linux/libfdt.h> and <linux/libfdt_env.h>") Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de>
-
Heinrich Schuchardt authored
Fix an incorrect path. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de>
-
Heinrich Schuchardt authored
arch/arm/cpu/armv7/mx*/ does not relate to any existing directory. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Reviewed-by:
Fabio Estevam <fabio.estevam@nxp.com>
-
Madan Srinivas authored
Adds a dedicated defconfig to build TI K2L secure devices and updates MAINTAINERS. k2l_hs_evm_defconfig is created from the k2l_evm_defconfig and removes support for SPL, as SPL is not supported on K2 HS devices. Corrects SYS_TEXT_BASE for HS devices. Also adds TI_SECURE_DEVICE and FIT_IMAGE_POST_PROCESS to include support for secure image creation and authentication Signed-off-by:
Madan Srinivas <madans@ti.com> Reviewed-by:
Tom Rini <trini@konsulko.com> Acked-by:
Andrew F. Davis <afd@ti.com>
-
- Mar 09, 2018
-
-
Heinrich Schuchardt authored
NETWORK should be after NAND_FLASH. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de>
-
- Mar 05, 2018
-
-
Heinrich Schuchardt authored
POWER should be after ONENAND Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de>
-
- Feb 23, 2018
-
-
Philipp Tomsich authored
The video drivers (VOP, HDMI encoder, LVDS encoder, MIPI encoder) for Rockchip SOCs are self-contained and are mainly impacted by other changes in the architecture support (e.g. pinctrl, clocking, etc). Let's add these to the list of files maintained as part of the Rockchip port. Signed-off-by:
Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by:
Anatolij Gustschin <agust@denx.de>
-
- Feb 09, 2018
-
-
Heinrich Schuchardt authored
README.efi describes two different concepts: * U-Boot exposing the UEFI API * U-Boot running on top of UEFI. This patch splits the document in two. Religious references are removed. The separation of the concepts makes sense before detailing the internals of U-Boot exposing the UEFI API in a future patch. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by:
Alexander Graf <agraf@suse.de>
-
Heinrich Schuchardt authored
Before the patch an undefined constant EFI_SUBSYSTEM was used in the crt0 code. The current version of binutils does not swallow the error. https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=888403 The necessary constant IMAGE_SUBSYSTEM_EFI_APPLICATION is already defined in pe.h. So let's factor out asm-generic/pe.h for the image subsystem constants and use it in our assembler code. IMAGE_SUBSYSTEM_SAL_RUNTIME_DRIVER does not exist in the specification let's use IMAGE_SUBSYSTEM_EFI_ROM instead. The include pe.h is only used in code maintained by Alex so let him be the maintainer here too. Reported-by:
Andre Przywara <andre.przywara@arm.com> Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Tested-by:
Vagrant Cascadian <vagrant@debian.org> Signed-off-by:
Alexander Graf <agraf@suse.de>
-
- Feb 05, 2018
-
-
Maxime Ripard authored
Free Electrons is no more and is now known as Bootlin, change my email address accordingly. Signed-off-by:
Maxime Ripard <maxime.ripard@bootlin.com>
-
- Jan 28, 2018
-
-
Heinrich Schuchardt authored
The appended README explains how U-Boot and iPXE can be used to boot a diskless system from an iSCSI SAN. The maintainer for README.efi and README.iscsi is set. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> [agraf: s/Adress/Address/] Signed-off-by:
Alexander Graf <agraf@suse.de>
-
Alexander Graf authored
On bcm2835 we need to ensure we only access serial devices that are muxed to the serial output pins of the pin header. To achieve this for the pl011 device, add a bcm2835 specific pl011 wrapper device that does this check but otherwise behaves like a pl011 device. Signed-off-by:
Alexander Graf <agraf@suse.de>
-
Alexander Graf authored
It seems as if I have more interest in BCM2835 support than most others, so I'll bite the bullet and declare myself maintainer. It'd be a shame to leave that platform orphaned. Signed-off-by:
Alexander Graf <agraf@suse.de>
-
Alexander Graf authored
The BCM2835 family of SoCs has 2 different SD controllers: One based on the SDHCI spec and a custom, home-grown one. This patch implements a driver for the latter based on the Linux driver. This is needed so that we can make use of device trees that assume driver presence of both SD controllers. Signed-off-by:
Alexander Graf <agraf@suse.de>
-
Alexander Graf authored
The bcm283x family of SoCs have a GPIO controller that also acts as pinctrl controller. This patch introduces a new pinctrl driver that can actually properly mux devices into their device tree defined pin states and is now the primary owner of the gpio device. The previous GPIO driver gets moved into a subdevice of the pinctrl driver, bound to the same OF node. That way whenever a device asks for pinctrl support, it gets it automatically from the pinctrl driver and GPIO support is still available in the normal command line phase. Signed-off-by:
Alexander Graf <agraf@suse.de>
-
- Jan 22, 2018
-
-
Heinrich Schuchardt authored
For testing EFI disk management we need an in-memory image of a disk. The tool file2include converts a file to a C include. The file is separated into strings of 8 bytes. Only the non-zero strings are written to the include. The output format has been designed to maintain readability. #define EFI_ST_DISK_IMG { 0x00010000, { \ {0x000001b8, "\x94\x37\x69\xfc\x00\x00\x00\x00"}, /* .7i..... */ \ {0x000001c0, "\x02\x00\x83\x02\x02\x00\x01\x00"}, /* ........ */ \ {0x000001c8, "\x00\x00\x7f\x00\x00\x00\x00\x00"}, /* ........ */ \ {0x000001f8, "\x00\x00\x00\x00\x00\x00\x55\xaa"}, /* ......U. */ \ ... {0x00006000, "\x48\x65\x6c\x6c\x6f\x20\x77\x6f"}, /* Hello wo */ \ {0x00006008, "\x72\x6c\x64\x21\x0a\x00\x00\x00"}, /* rld!.... */ \ {0, NULL} } } As the disk image needed for testing contains mostly zeroes a high compression ratio can be attained. Signed-off-by:
Heinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by:
Alexander Graf <agraf@suse.de>
-