- Jul 26, 2011
-
-
Graeme Russ authored
-
Graeme Russ authored
-
Graeme Russ authored
There is no need to use set_timer(). Replace with appropriate use of get_timer() Signed-off-by:
Graeme Russ <graeme.russ@gmail.com> Acked-by:
Wolfgang Denk <wd@denx.de>
-
Daniel Schwierzeck authored
Signed-off-by:
Daniel Schwierzeck <daniel.schwierzeck@googlemail.com>
-
- Jul 22, 2011
-
-
Becky Bruce authored
We need a TLB entry to call get_ram_size(); the common code doesn't create one until *after* fixed_sdram() has determined the size. So we set up tlbs for the max possible size and tear them down once we're done with get_ram_size(); the common 85xx code will then set up a final set of tlb entries for the *actual* detected size of ddr. This prevents us from having TLB entries that are larger than DDR sitting around for very long, which is not a recommended scenario. Signed-off-by:
Becky Bruce <beckyb@kernel.crashing.org> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
- Jul 18, 2011
-
-
Torsten Koschorrek authored
This patch fixes compiler errors due to missing definitions of CONFIG_SYS_SDRAM_BASE and CONFIG_SYS_INIT_SP_ADDR. It also does some cleanup: CONFIG_SYS_TEXT_BASE was moved to scb9328.h, obsolete config.mk was removed. The scb9328 board has 1 DRAM bank, so don't ask for more banks. CONFIG_NR_DRAM_BANKS will ever be 1. Signed-off-by:
Torsten Koschorrek <koschorrek@synertronixx.de>
-
- Jul 17, 2011
-
-
Mingkai Hu authored
P2041RDB Specification: ----------------------- Memory subsystem: * 4Gbyte unbuffered DDR3 SDRAM SO-DIMM(64bit bus) * 128 Mbyte NOR flash single-chip memory * 256 Kbit M24256 I2C EEPROM * 16 Mbyte SPI memory * SD connector to interface with the SD memory card Ethernet: * dTSEC1: connected to the Vitesse SGMII PHY (VSC8221) * dTSEC2: connected to the Vitesse SGMII PHY (VSC8221) * dTSEC3: connected to the Vitesse SGMII PHY (VSC8221) * dTSEC4: connected to the Vitesse RGMII PHY (VSC8641) * dTSEC5: connected to the Vitesse RGMII PHY (VSC8641) PCIe: * Lanes E, F, G and H of Bank1 are connected to one x4 PCIe SLOT1 * Lanes C and Land D of Bank2 are connected to one x4 PCIe SLOT2 SATA: Lanes C and Land D of Bank2 are connected to two SATA connectors USB 2.0: connected via a internal UTMI PHY to two TYPE-A interfaces I2C: * I2C1: Real time clock, Temperature sensor, Memory module * I2C2: Vcore Regulator, 256Kbit I2C Bus EEPROM, PCIe slot1/2 UART: supports two UARTs up to 115200 bps for console Signed-off-by:
Mingkai Hu <Mingkai.hu@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Albert ARIBAUD authored
Checkpatch.pl complains about the volatile qualifier in calls to get_ram_size(). Remove this qualifier in the prototype and in the calls where it is useless, and leave it only in the function body where it is needed. Signed-off-by:
Albert ARIBAUD <albert.u.boot@aribaud.net>
-
- Jul 16, 2011
-
-
Graeme Russ authored
Signed-off-by:
Graeme Russ <graeme.russ@gmail.com>
-
Tom Warren authored
Signed-off-by:
Tom Warren <twarren@nvidia.com> Acked-by:
Andy Fleming <afleming@freescale.com>
-
- Jul 14, 2011
-
-
Matthias Weisser authored
zmx25 is a board based on imx25 SoC, 64 Megs of LPDDR, 32 Megs of NOR flash, an optional NAND flash. Signed-off-by:
Matthias Weisser <weisserm@arcor.de>
-
Matthias Weisser authored
Adding support for mxc_gpio driver for imx25 and fix names of registers in tx25 board. Signed-off-by:
Matthias Weisser <weisserm@arcor.de>
-
Fabio Estevam authored
mx27_uart_init_pins does the IOMUX setting for UART1 port. Change the function name to make the UART port number explicit. Signed-off-by:
Fabio Estevam <fabio.estevam@freescale.com>
-
- Jul 11, 2011
-
-
Ramneek Mehresh authored
Resolve P1020 second USB controller multiplexing with eLBC - mandatory to mention USB2 in hwconfig string to select it over eLBC, otherwise USB2 node is removed - works only for SPI and SD boot Signed-off-by:
Ramneek Mehresh <ramneek.mehresh@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Roy Zang authored
The P1023RDS board is the reference board for the P1023 SoC. Add support for booting it from NOR or NAND, with fixed 2G of DDR, PCIe, UART, I2C, etc. Signed-off-by:
Roy Zang <tie-fei.zang@freescale.com> Signed-off-by:
Haiying Wang <Haiying.Wang@freescale.com> Signed-off-by:
Chunhe Lan <Chunhe.Lan@freescale.com> Signed-off-by:
Lei Xu <B33228@freescale.com> Signed-off-by:
York Sun <yorksun@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
York Sun authored
If DDR initialziation uses a speed table and the speed is not matched, print a warning message instead of silently ignoring. Signed-off-by:
York Sun <yorksun@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
York Sun authored
Allow overriding RCW for all RDIMM, not only quad-rank ones. Signed-off-by:
York Sun <yorksun@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Timur Tabi authored
Signed-off-by:
Timur Tabi <timur@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Add ifdef protection for qp_info and liodn associated with Q/BMan. Also rearrange setting of _tbl_sz variables to utilize existing ifdef protection for things like FMAN. Also add protection around setup_portals() call in corenet_ds board code. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Add ifdef protection in LAW & TLB code to handle the case in which CONFIG_SYS_BMAN_MEM_PHYS or CONFIG_SYS_QMAN_MEM_PHYS arent defined for a build. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
- Jul 07, 2011
-
-
Timur Tabi authored
Remove an empty board_early_init_f() from the MPC8323ERD and MPC360ERDK boards. Signed-off-by:
Timur Tabi <timur@freescale.com> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
Andre Schwarz authored
Includes board config file, documentation, maintainer and boards.cfg entries, and board specific files in vendor dir. Signed-off-by:
Andre Schwarz <andre.schwarz@matrix-vision.de> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
- Jul 04, 2011
-
-
Simon Guinot authored
This patch add support for the Network Space v2 board and parents, based on the Marvell Kirkwood 6281 SoC. This include Network Space (Max) v2 and Internet Space v2. Additional information is available at: http://lacie-nas.org/doku.php?id=network_space_v2 Signed-off-by:
Simon Guinot <sguinot@lacie.com>
-
Valentin Longchamp authored
This adds support for the keymile Kirkwood BEC portl2 board. This board relies on the km_arm (km_kirkwood) BEC. The egiga driver is configured for a 100M full-duplex, A/N off connnection to the backplane. This board has always ethernet present, because it is connected to the marvell switch similar to mgcoge3un. The reset_phy functionality is also the same to mgcoge3un. Signed-off-by:
Valentin Longchamp <valentin.longchamp@keymile.com> Signed-off-by:
Holger Brunck <holger.brunck@keymile.com> cc: Prafulla Wadaskar <prafulla@marvell.com> cc: Heiko Schocher <hs@denx.de>
-
Valentin Longchamp authored
The phy is also configured with "RGMII clock transitions when data stable" and "Class A driver for the direct backplane connection". Signed-off-by:
Valentin Longchamp <valentin.longchamp@keymile.com> Signed-off-by:
Holger Brunck <holger.brunck@keymile.com> cc: Prafulla Wadaskar <prafulla@marvell.com> cc: Heiko Schocher <hs@denx.de>
-
Andreas Bießmann authored
This patch removes the board implemenatation for flash driver which can now safely switched to the common cfi driver. Compile tested for all atstk100x boards, runtime tested on atstk1002. Signed-off-by:
Andreas Bießmann <biessmann@corscience.de>
-
Andreas Bießmann authored
Signed-off-by:
Andreas Bießmann <andreas.devel@googlemail.com> Cc: Eric Bénard <eric@eukrea.com>
-
Andreas Bießmann authored
Signed-off-by:
Andreas Bießmann <andreas.devel@googlemail.com> CC: Jens Scharsig <js_at_ng@scharsoft.de> Acked-by:
Jens <Scharsig<js_at_ng@scharsoft.de> Tested-by: Jens Scharsig<js_at_ng@scharsoft.de> (for eb_cpux9k2 board)
-
Andreas Bießmann authored
Signed-off-by:
Andreas Bießmann <andreas.devel@googlemail.com>
-
Fabio Estevam authored
commit 0015de1a (MX5: Make the weim structure complete) fixed the name for the WEIM registers in order to match with the MX51/MX53 manuals. Fix the WEIM register for vision2 board so that it can build again. Signed-off-by:
Fabio Estevam <fabio.estevam@freescale.com>
-
Fabio Estevam authored
Signed-off-by:
Fabio Estevam <fabio.estevam@freescale.com>
-
Matthias Weisser authored
Enable dcache and arch memset/memcpy for speed reasons Remove of config.mk and some environment overwrites Some generic cleanup Signed-off-by:
Matthias Weisser <weisserm@arcor.de>
-
David Müller (ELSOFT AG) authored
Signed-off-by:
David Müller <d.mueller@elsoft.ch>
-
David Müller (ELSOFT AG) authored
Signed-off-by:
David Müller <d.mueller@elsoft.ch>
-
David Müller (ELSOFT AG) authored
Signed-off-by:
David Müller <d.mueller@elsoft.ch>
-
Aneesh V authored
Replace the cache related CONFIG flags with more meaningful names. Following are the changes: CONFIG_L2_OFF -> CONFIG_SYS_L2CACHE_OFF CONFIG_SYS_NO_ICACHE -> CONFIG_SYS_ICACHE_OFF CONFIG_SYS_NO_DCACHE -> CONFIG_SYS_DCACHE_OFF Signed-off-by:
Aneesh V <aneesh@ti.com> V2: * Changed CONFIG_L2_OFF -> CONFIG_SYS_NO_L2CACHE V4: * Changed all three flags to the final names suggested as above and accordingly changed the commit message
-
- Jun 23, 2011
-
-
Michael Schwingen authored
Signed-off-by:
Michael Schwingen <michael@schwingen.org>
-
Michael Schwingen authored
Signed-off-by:
Michael Schwingen <michael@schwingen.org>
-
Michael Schwingen authored
Signed-off-by:
Michael Schwingen <michael@schwingen.org>
-
Michael Schwingen authored
Signed-off-by:
Michael Schwingen <michael@schwingen.org>
-