Skip to content
Snippets Groups Projects
Commit f97abbfb authored by Ed Swarthout's avatar Ed Swarthout Committed by Wolfgang Denk
Browse files

MPC8544DS: decode pcie3 end-point configuration correctly.

parent 292188e1
Branches
Tags
No related merge requests found
...@@ -163,7 +163,7 @@ pci_init_board(void) ...@@ -163,7 +163,7 @@ pci_init_board(void)
volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CFG_PCIE3_ADDR; volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CFG_PCIE3_ADDR;
extern void fsl_pci_init(struct pci_controller *hose); extern void fsl_pci_init(struct pci_controller *hose);
struct pci_controller *hose = &pcie3_hose; struct pci_controller *hose = &pcie3_hose;
int pcie_ep = (host_agent == 3); int pcie_ep = (host_agent == 1);
int pcie_configured = io_sel >= 1; int pcie_configured = io_sel >= 1;
if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)){ if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)){
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment