Skip to content
Snippets Groups Projects
Commit f844d5f4 authored by Jean-Jacques Hiblot's avatar Jean-Jacques Hiblot Committed by Tom Rini
Browse files

omap: Update the base address of the MMC controllers


Align the base address defined in header files with the base address used
in the DTS. This will facilitate the introduction of the DMA support.

Of all HSMMC users, only omap3 doesn't have the 0x100 reserved region at
the top. This region will be used to determine if the controller supports
DMA transfers

Signed-off-by: default avatarJean-Jacques Hiblot <jjhiblot@ti.com>
Reviewed-by: default avatarTom Rini <trini@konsulko.com>
parent 741726ae
Branches
Tags
No related merge requests found
...@@ -21,8 +21,8 @@ ...@@ -21,8 +21,8 @@
/* /*
* OMAP HSMMC register definitions * OMAP HSMMC register definitions
*/ */
#define OMAP_HSMMC1_BASE 0x48060100 #define OMAP_HSMMC1_BASE 0x48060000
#define OMAP_HSMMC2_BASE 0x481D8100 #define OMAP_HSMMC2_BASE 0x481D8000
#if defined(CONFIG_TI814X) #if defined(CONFIG_TI814X)
#undef MMC_CLOCK_REFERENCE #undef MMC_CLOCK_REFERENCE
......
...@@ -31,8 +31,8 @@ ...@@ -31,8 +31,8 @@
* OMAP HSMMC register definitions * OMAP HSMMC register definitions
*/ */
#define OMAP_HSMMC1_BASE 0x4809C100 #define OMAP_HSMMC1_BASE 0x4809C000
#define OMAP_HSMMC2_BASE 0x480B4100 #define OMAP_HSMMC2_BASE 0x480B4000
#define OMAP_HSMMC3_BASE 0x480AD100 #define OMAP_HSMMC3_BASE 0x480AD000
#endif /* MMC_HOST_DEF_H */ #endif /* MMC_HOST_DEF_H */
...@@ -31,8 +31,8 @@ ...@@ -31,8 +31,8 @@
* OMAP HSMMC register definitions * OMAP HSMMC register definitions
*/ */
#define OMAP_HSMMC1_BASE 0x4809C100 #define OMAP_HSMMC1_BASE 0x4809C000
#define OMAP_HSMMC2_BASE 0x480B4100 #define OMAP_HSMMC2_BASE 0x480B4000
#define OMAP_HSMMC3_BASE 0x480AD100 #define OMAP_HSMMC3_BASE 0x480AD000
#endif /* MMC_HOST_DEF_H */ #endif /* MMC_HOST_DEF_H */
...@@ -28,7 +28,7 @@ ...@@ -28,7 +28,7 @@
#include <mmc.h> #include <mmc.h>
struct hsmmc { struct hsmmc {
#ifdef CONFIG_DM_MMC #ifndef CONFIG_OMAP34XX
unsigned char res0[0x100]; unsigned char res0[0x100];
#endif #endif
unsigned char res1[0x10]; unsigned char res1[0x10];
......
...@@ -16,7 +16,7 @@ ...@@ -16,7 +16,7 @@
* OMAP HSMMC register definitions * OMAP HSMMC register definitions
*/ */
#define OMAP_HSMMC1_BASE 0x23000100 #define OMAP_HSMMC1_BASE 0x23000000
#define OMAP_HSMMC2_BASE 0x23100100 #define OMAP_HSMMC2_BASE 0x23100000
#endif /* K2G_MMC_HOST_DEF_H */ #endif /* K2G_MMC_HOST_DEF_H */
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment