Skip to content
Snippets Groups Projects
Commit e2f95e3a authored by Yuan Yao's avatar Yuan Yao Committed by York Sun
Browse files

arm: ls1021a: improve the core frequency to 1.2GHZ


Change core clock to 1.2GHz in the configurations for SD and NAND boot.

Signed-off-by: default avatarYuan Yao <yao.yuan@nxp.com>
Reviewed-by: default avatarYork Sun <york.sun@nxp.com>
parent c435a7c8
No related branches found
No related tags found
No related merge requests found
#PBL preamble and RCW header #PBL preamble and RCW header
aa55aa55 01ee0100 aa55aa55 01ee0100
# serdes protocol # serdes protocol
0608000a 00000000 00000000 00000000 0608000c 00000000 00000000 00000000
60000000 00407900 e0106a00 21046000 60000000 00407900 e0106a00 21046000
00000000 00000000 00000000 00038000 00000000 00000000 00000000 00038000
00000000 001b7200 00000000 00000000 00000000 001b7200 00000000 00000000
...@@ -2,13 +2,13 @@ ...@@ -2,13 +2,13 @@
aa55aa55 01ee0100 aa55aa55 01ee0100
#enable IFC, disable QSPI and DSPI #enable IFC, disable QSPI and DSPI
0608000a 00000000 00000000 00000000 0608000c 00000000 00000000 00000000
60000000 00407900 60040a00 21046000 60000000 00407900 60040a00 21046000
00000000 00000000 00000000 00038000 00000000 00000000 00000000 00038000
00000000 001b7200 00000000 00000000 00000000 001b7200 00000000 00000000
#disable IFC, enable QSPI and DSPI #disable IFC, enable QSPI and DSPI
#0608000a 00000000 00000000 00000000 #0608000c 00000000 00000000 00000000
#60000000 00407900 60040a00 21046000 #60000000 00407900 60040a00 21046000
#00000000 00000000 00000000 00038000 #00000000 00000000 00000000 00038000
#20024800 001b7200 00000000 00000000 #20024800 001b7200 00000000 00000000
...@@ -2,13 +2,13 @@ ...@@ -2,13 +2,13 @@
aa55aa55 01ee0100 aa55aa55 01ee0100
#enable IFC, disable QSPI and DSPI #enable IFC, disable QSPI and DSPI
#0608000a 00000000 00000000 00000000 #0608000c 00000000 00000000 00000000
#60000000 00407900 60040a00 21046000 #60000000 00407900 60040a00 21046000
#00000000 00000000 00000000 00038000 #00000000 00000000 00000000 00038000
#00000000 001b7200 00000000 00000000 #00000000 001b7200 00000000 00000000
#disable IFC, enable QSPI and DSPI #disable IFC, enable QSPI and DSPI
0608000a 00000000 00000000 00000000 0608000c 00000000 00000000 00000000
60000000 00407900 60040a00 21046000 60000000 00407900 60040a00 21046000
00000000 00000000 00000000 00038000 00000000 00000000 00000000 00038000
20024800 001b7200 00000000 00000000 20024800 001b7200 00000000 00000000
...@@ -2,7 +2,7 @@ ...@@ -2,7 +2,7 @@
aa55aa55 01ee0100 aa55aa55 01ee0100
#enable IFC, disable QSPI and DSPI #enable IFC, disable QSPI and DSPI
0608000a 00000000 00000000 00000000 0608000c 00000000 00000000 00000000
30000000 00007900 60040a00 21046000 30000000 00007900 60040a00 21046000
00000000 00000000 00000000 20000000 00000000 00000000 00000000 20000000
00080000 881b7340 00000000 00000000 00080000 881b7340 00000000 00000000
...@@ -2,7 +2,7 @@ ...@@ -2,7 +2,7 @@
aa55aa55 01ee0100 aa55aa55 01ee0100
#disable IFC, enable QSPI and DSPI #disable IFC, enable QSPI and DSPI
0608000a 00000000 00000000 00000000 0608000c 00000000 00000000 00000000
30000000 00007900 60040a00 21046000 30000000 00007900 60040a00 21046000
00000000 00000000 00000000 20000000 00000000 00000000 00000000 20000000
20024800 881b7340 00000000 00000000 20024800 881b7340 00000000 00000000
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment