Skip to content
Snippets Groups Projects
Commit d7787c6e authored by Stefan Roese's avatar Stefan Roese
Browse files

Fixed bug in ext. serial clock setup on PPC405 (since PPC440 port).

parent ad10dd9a
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
CHANGELOG
+ 3
− 0
View file @ d7787c6e
...@@ -2,6 +2,9 @@ ...@@ -2,6 +2,9 @@
Changes since U-Boot 0.2.1: Changes since U-Boot 0.2.1:
====================================================================== ======================================================================
* Patch by Stefan Roese, 17 Feb 2003:
Fixed bug in ext. serial clock setup on PPC405 (since PPC440 port).
* Patch by Stefan Roese, 13 Feb 2003: * Patch by Stefan Roese, 13 Feb 2003:
Add "pcidelay" environment variable (in ms, enabled via Add "pcidelay" environment variable (in ms, enabled via
CONFIG_PCI_BOOTDELAY). CONFIG_PCI_BOOTDELAY).
......
cpu/ppc4xx/serial.c
+ 1
− 1
View file @ d7787c6e
...@@ -279,7 +279,7 @@ int serial_tstc () ...@@ -279,7 +279,7 @@ int serial_tstc ()
#define UART0_BASE 0xef600300 #define UART0_BASE 0xef600300
#define UART1_BASE 0xef600400 #define UART1_BASE 0xef600400
#define CR0_MASK 0x00001fff #define CR0_MASK 0x00001fff
#define CR0_EXTCLK_ENA 0x00000c00 #define CR0_EXTCLK_ENA 0x000000c0
#define CR0_UDIV_POS 1 #define CR0_UDIV_POS 1
#endif #endif
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment