Skip to content
Snippets Groups Projects
Commit d735a99d authored by Christian Riesch's avatar Christian Riesch Committed by Albert ARIBAUD
Browse files

arm, arm926ejs: Enable icache only if CONFIG_SYS_ICACHE_OFF is not defined


Signed-off-by: default avatarChristian Riesch <christian.riesch@omicron.at>
Cc: Albert Aribaud <albert.u.boot@aribaud.net>
Cc: Tom Rini <trini@ti.com>
Acked-by: default avatarHeiko Schocher <hs@denx.de>
Tested-by: default avatarHeiko Schocher <hs@denx.de>
parent b67d8816
No related branches found
No related tags found
No related merge requests found
...@@ -369,7 +369,8 @@ flush_dcache: ...@@ -369,7 +369,8 @@ flush_dcache:
mcr p15, 0, r0, c7, c5, 0 /* invalidate I Cache */ mcr p15, 0, r0, c7, c5, 0 /* invalidate I Cache */
/* /*
* disable MMU and D cache, and enable I cache * disable MMU and D cache
* enable I cache if CONFIG_SYS_ICACHE_OFF is not defined
*/ */
mrc p15, 0, r0, c1, c0, 0 mrc p15, 0, r0, c1, c0, 0
bic r0, r0, #0x00000300 /* clear bits 9:8 (---- --RS) */ bic r0, r0, #0x00000300 /* clear bits 9:8 (---- --RS) */
...@@ -380,7 +381,9 @@ flush_dcache: ...@@ -380,7 +381,9 @@ flush_dcache:
bic r0, r0, #0x00002000 /* clear bit 13 (--V- ----) */ bic r0, r0, #0x00002000 /* clear bit 13 (--V- ----) */
#endif #endif
orr r0, r0, #0x00000002 /* set bit 2 (A) Align */ orr r0, r0, #0x00000002 /* set bit 2 (A) Align */
#ifndef CONFIG_SYS_ICACHE_OFF
orr r0, r0, #0x00001000 /* set bit 12 (I) I-Cache */ orr r0, r0, #0x00001000 /* set bit 12 (I) I-Cache */
#endif
mcr p15, 0, r0, c1, c0, 0 mcr p15, 0, r0, c1, c0, 0
/* /*
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment