Skip to content
Snippets Groups Projects
Commit d3bee083 authored by Poonam Aggrwal's avatar Poonam Aggrwal Committed by Wolfgang Denk
Browse files

85xx/p1_p2_rdb: Modify the CLK_CTRL value for DDR at 667MHz


Use a slighly larger value of CLK_CTRL for DDR at 667MHz
which fixes random crashes while linux booting.

Applicable for both NAND and NOR boot.

Signed-off-by: default avatarSandeep Gopalpet <sandeep.kumar@freescale.com>
Signed-off-by: default avatarPoonam Aggrwal <poonam.aggrwal@freescale.com>
Acked-by: default avatarAndy Fleming <afleming@freescale.com>
parent cdc6363f
No related branches found
No related tags found
No related merge requests found
......@@ -76,7 +76,7 @@ extern void fsl_ddr_set_memctl_regs(const fsl_ddr_cfg_regs_t *regs,
#define CONFIG_SYS_DDR_TIMING_0_667 0x55770802
#define CONFIG_SYS_DDR_TIMING_1_667 0x5f599543
#define CONFIG_SYS_DDR_TIMING_2_667 0x0fa074d1
#define CONFIG_SYS_DDR_CLK_CTRL_667 0x02800000
#define CONFIG_SYS_DDR_CLK_CTRL_667 0x03000000
#define CONFIG_SYS_DDR_MODE_1_667 0x00040852
#define CONFIG_SYS_DDR_MODE_2_667 0x00000000
#define CONFIG_SYS_DDR_INTERVAL_667 0x0a280100
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment