Skip to content
Snippets Groups Projects
Commit cf628f77 authored by Alexey Brodkin's avatar Alexey Brodkin
Browse files

arc: arcv1: Disable master/slave check


ARCompact cores are not supposed to be used in SMP designs
(this doesn't stop people from creation of heterogeneous chips,
for an example keep reading) so there's no point in
checking ARCNUM and halting somebody if we build for ARC700.

Moreover on AXS101 board we have ARC770 in the ASIC together with
other ARC cores and ARC770 happens to be the last node in JTAG chain
with ARCNUM = 4. And existing check halts the one and only core we
want keep running.

Signed-off-by: default avatarAlexey Brodkin <abrodkin@synopsys.com>
parent 08546df9
No related branches found
No related tags found
No related merge requests found
...@@ -10,6 +10,9 @@ ...@@ -10,6 +10,9 @@
#include <asm/arcregs.h> #include <asm/arcregs.h>
ENTRY(_start) ENTRY(_start)
; ARCompact devices are not supposed to be SMP so master/slave check
; makes no sense.
#ifdef CONFIG_ISA_ARCV2
; Non-masters will be halted immediately, they might be kicked later ; Non-masters will be halted immediately, they might be kicked later
; by platform code right before passing control to the Linux kernel ; by platform code right before passing control to the Linux kernel
; in bootm.c:boot_jump_linux(). ; in bootm.c:boot_jump_linux().
...@@ -25,6 +28,7 @@ ENTRY(_start) ...@@ -25,6 +28,7 @@ ENTRY(_start)
nop nop
.Lmaster_proceed: .Lmaster_proceed:
#endif
/* Setup interrupt vector base that matches "__text_start" */ /* Setup interrupt vector base that matches "__text_start" */
sr __ivt_start, [ARC_AUX_INTR_VEC_BASE] sr __ivt_start, [ARC_AUX_INTR_VEC_BASE]
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment