Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
reform-boundary-uboot
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Jack Humbert
reform-boundary-uboot
Commits
b7bf6a22
Commit
b7bf6a22
authored
6 years ago
by
Troy Kisky
Browse files
Options
Downloads
Patches
Plain Diff
ses: memory calibration for rev2
Signed-off-by:
Troy Kisky
<
troy.kisky@boundarydevices.com
>
parent
7cbd28f6
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
board/boundary/ses/ses_q2g.cfg
+12
-12
12 additions, 12 deletions
board/boundary/ses/ses_q2g.cfg
with
12 additions
and
12 deletions
board/boundary/ses/ses_q2g.cfg
+
12
−
12
View file @
b7bf6a22
...
...
@@ -28,18 +28,18 @@ CSF CONFIG_CSF_SIZE
#include "asm/arch/crm_regs.h"
/*
5
board
sample
*/
#define MX6_MMDC_P0_MPDGCTRL0_VAL 0x4316032
7
#define MX6_MMDC_P0_MPDGCTRL1_VAL 0x03
100307
#define MX6_MMDC_P1_MPDGCTRL0_VAL 0x031
e
032
c
#define MX6_MMDC_P1_MPDGCTRL1_VAL 0x031
5
025
c
#define MX6_MMDC_P0_MPRDDLCTL_VAL 0x4
0333842
#define MX6_MMDC_P1_MPRDDLCTL_VAL 0x3
b373344
#define MX6_MMDC_P0_MPWRDLCTL_VAL 0x3
93c
3e32
#define MX6_MMDC_P1_MPWRDLCTL_VAL 0x433
246
3e
#define MX6_MMDC_P0_MPWLDECTRL0_VAL 0x001
5
001
e
#define MX6_MMDC_P0_MPWLDECTRL1_VAL 0x00
24
001
b
#define MX6_MMDC_P1_MPWLDECTRL0_VAL 0x00
11
002
3
#define MX6_MMDC_P1_MPWLDECTRL1_VAL 0x000
c
0017
#define MX6_MMDC_P0_MPDGCTRL0_VAL 0x4316032
4
#define MX6_MMDC_P0_MPDGCTRL1_VAL 0x03
0e027f
#define MX6_MMDC_P1_MPDGCTRL0_VAL 0x031
8
032
9
#define MX6_MMDC_P1_MPDGCTRL1_VAL 0x031
1
025
a
#define MX6_MMDC_P0_MPRDDLCTL_VAL 0x4
2343943
#define MX6_MMDC_P1_MPRDDLCTL_VAL 0x3
c383246
#define MX6_MMDC_P0_MPWRDLCTL_VAL 0x3
839
3e32
#define MX6_MMDC_P1_MPWRDLCTL_VAL 0x433
345
3e
#define MX6_MMDC_P0_MPWLDECTRL0_VAL 0x001
4
001
c
#define MX6_MMDC_P0_MPWLDECTRL1_VAL 0x00
1d
001
6
#define MX6_MMDC_P1_MPWLDECTRL0_VAL 0x00
0f
002
0
#define MX6_MMDC_P1_MPWLDECTRL1_VAL 0x000
8
0017
#define WALAT 1
#include "../common/mx6/ddr-setup.cfg"
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment