Skip to content
Snippets Groups Projects
Commit b38dbd46 authored by Wolfgang Denk's avatar Wolfgang Denk
Browse files

Fix bug in [id]cache_status commands for MPC85xx processors; 

should look at LSB of L1CSRn registers to determine if L1 cache is
enabled, not the MSB.
Patch by Murray Jensen, 19 Jul 2005
parent f07217c9
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment