Skip to content
Snippets Groups Projects
Commit b2a62359 authored by Simon Glass's avatar Simon Glass Committed by Bin Meng
Browse files

x86: ivybridge: Drop XHCI support


This is not used on link which is the only ivybridge board. Drop this code.

Signed-off-by: default avatarSimon Glass <sjg@chromium.org>
Reviewed-by: default avatarBin Meng <bmeng.cn@gmail.com>
parent 278d3a44
No related branches found
No related tags found
No related merge requests found
...@@ -17,4 +17,3 @@ obj-y += northbridge.o ...@@ -17,4 +17,3 @@ obj-y += northbridge.o
obj-y += report_platform.o obj-y += report_platform.o
obj-y += sata.o obj-y += sata.o
obj-y += sdram.o obj-y += sdram.o
obj-y += usb_xhci.o
/*
* From Coreboot
* Copyright (C) 2008-2009 coresystems GmbH
*
* SPDX-License-Identifier: GPL-2.0
*/
#include <common.h>
#include <asm/pci.h>
#include <asm/arch/pch.h>
void bd82x6x_usb_xhci_init(pci_dev_t dev)
{
u32 reg32;
debug("XHCI: Setting up controller.. ");
/* lock overcurrent map */
reg32 = x86_pci_read_config32(dev, 0x44);
reg32 |= 1;
x86_pci_write_config32(dev, 0x44, reg32);
/* Enable clock gating */
reg32 = x86_pci_read_config32(dev, 0x40);
reg32 &= ~((1 << 20) | (1 << 21));
reg32 |= (1 << 19) | (1 << 18) | (1 << 17);
reg32 |= (1 << 10) | (1 << 9) | (1 << 8);
reg32 |= (1 << 31); /* lock */
x86_pci_write_config32(dev, 0x40, reg32);
debug("done.\n");
}
...@@ -7,7 +7,6 @@ ...@@ -7,7 +7,6 @@
#ifndef _ASM_ARCH_BD82X6X_H #ifndef _ASM_ARCH_BD82X6X_H
#define _ASM_ARCH_BD82X6X_H #define _ASM_ARCH_BD82X6X_H
void bd82x6x_usb_xhci_init(pci_dev_t dev);
int gma_func0_init(struct udevice *dev, const void *blob, int node); int gma_func0_init(struct udevice *dev, const void *blob, int node);
#endif #endif
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment