Skip to content
Snippets Groups Projects
Commit a2f34be7 authored by Wolfgang Denk's avatar Wolfgang Denk
Browse files

Cleanup

parent 7cb22f97
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
Showing
with 42 additions and 47 deletions
cpu/mips/incaip_clock.c
+ 42
− 47
View file @ a2f34be7
...@@ -40,33 +40,28 @@ ...@@ -40,33 +40,28 @@
* frequency of the CPU. Don't use the macros, which are set to init the CPU * frequency of the CPU. Don't use the macros, which are set to init the CPU
* frequency in the ROM code. * frequency in the ROM code.
*/ */
uint incaip_get_cpuclk(void) uint incaip_get_cpuclk (void)
{ {
/*-------------------------------------------------------------------------*/ /*-------------------------------------------------------------------------*/
/* CPU Clock Input Multiplexer (MUX I) */ /* CPU Clock Input Multiplexer (MUX I) */
/* Multiplexer MUX I selects the maximum input clock to the CPU. */ /* Multiplexer MUX I selects the maximum input clock to the CPU. */
/*-------------------------------------------------------------------------*/ /*-------------------------------------------------------------------------*/
if (*((volatile ulong*)INCA_IP_CGU_CGU_MUXCR) & INCA_IP_CGU_CGU_MUXCR_MUXI) if (*((volatile ulong *) INCA_IP_CGU_CGU_MUXCR) &
{ INCA_IP_CGU_CGU_MUXCR_MUXI) {
/* MUX I set to 150 MHz clock */ /* MUX I set to 150 MHz clock */
return 150000000; return 150000000;
} } else {
else /* MUX I set to 100/133 MHz clock */
{ if (*((volatile ulong *) INCA_IP_CGU_CGU_DIVCR) & 0x40) {
/* MUX I set to 100/133 MHz clock */ /* Division value is 1/3, maximum CPU operating */
if (*((volatile ulong*)INCA_IP_CGU_CGU_DIVCR) & 0x40) /* frequency is 133.3 MHz */
{ return 130000000;
/* Division value is 1/3, maximum CPU operating */ } else {
/* frequency is 133.3 MHz */ /* Division value is 1/4, maximum CPU operating */
return 130000000; /* frequency is 100 MHz */
} return 100000000;
else }
{ }
/* Division value is 1/4, maximum CPU operating */
/* frequency is 100 MHz */
return 100000000;
}
}
} }
/******************************************************************************* /*******************************************************************************
...@@ -83,36 +78,36 @@ uint incaip_get_cpuclk(void) ...@@ -83,36 +78,36 @@ uint incaip_get_cpuclk(void)
* frequency in the ROM code. * frequency in the ROM code.
* The calculation for the * The calculation for the
*/ */
uint incaip_get_fpiclk(void) uint incaip_get_fpiclk (void)
{ {
uint clkCPU; uint clkCPU;
clkCPU = incaip_get_cpuclk(); clkCPU = incaip_get_cpuclk ();
switch (*((volatile ulong*)INCA_IP_CGU_CGU_DIVCR) & 0xC) switch (*((volatile ulong *) INCA_IP_CGU_CGU_DIVCR) & 0xC) {
{ case 0x4:
case 0x4: return clkCPU >> 1; /* devided by 2 */
return clkCPU >> 1; /* devided by 2 */ break;
break; case 0x8:
case 0x8: return clkCPU >> 2; /* devided by 4 */
return clkCPU >> 2; /* devided by 4 */ break;
break; default:
default: return clkCPU;
return clkCPU; break;
break; }
}
} }
int incaip_set_cpuclk(void) int incaip_set_cpuclk (void)
{ {
extern void ebu_init(long);
extern void cgu_init(long);
uchar tmp[64]; uchar tmp[64];
ulong cpuclk; ulong cpuclk;
if (getenv_r("cpuclk", tmp, sizeof(tmp)) > 0) if (getenv_r ("cpuclk", tmp, sizeof (tmp)) > 0) {
{ cpuclk = simple_strtoul (tmp, NULL, 10) * 1000000;
cpuclk = simple_strtoul(tmp, NULL, 10) * 1000000; ebu_init (cpuclk);
ebu_init(cpuclk); cgu_init (cpuclk);
cgu_init(cpuclk);
} }
return 0; return 0;
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment