Skip to content
Snippets Groups Projects
Commit 9f9a65c8 authored by Scott Jiang's avatar Scott Jiang Committed by Sonic Zhang
Browse files

blackfin: spi clock is in sysclk1 domain instead of sysclk0

parent 08b6a611
No related branches found
No related tags found
No related merge requests found
...@@ -78,7 +78,7 @@ extern u_long get_sclk1(void); ...@@ -78,7 +78,7 @@ extern u_long get_sclk1(void);
extern u_long get_dclk(void); extern u_long get_dclk(void);
# define get_uart_clk get_sclk0 # define get_uart_clk get_sclk0
# define get_i2c_clk get_sclk0 # define get_i2c_clk get_sclk0
# define get_spi_clk get_sclk0 # define get_spi_clk get_sclk1
#else #else
# define get_uart_clk get_sclk # define get_uart_clk get_sclk
# define get_i2c_clk get_sclk # define get_i2c_clk get_sclk
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment