Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
reform-boundary-uboot
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Jack Humbert
reform-boundary-uboot
Commits
4bc2b575
Commit
4bc2b575
authored
5 years ago
by
Troy Kisky
Browse files
Options
Downloads
Patches
Plain Diff
clock_imx8mm: grab init_uart_clk from mainline
Signed-off-by:
Troy Kisky
<
troy.kisky@boundarydevices.com
>
parent
de3420aa
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
arch/arm/mach-imx/imx8m/clock_imx8mm.c
+37
-0
37 additions, 0 deletions
arch/arm/mach-imx/imx8m/clock_imx8mm.c
with
37 additions
and
0 deletions
arch/arm/mach-imx/imx8m/clock_imx8mm.c
+
37
−
0
View file @
4bc2b575
...
...
@@ -549,6 +549,43 @@ void enable_display_clk(unsigned char enable)
}
}
void
init_uart_clk
(
u32
index
)
{
/*
* set uart clock root
* 24M OSC
*/
switch
(
index
)
{
case
0
:
clock_enable
(
CCGR_UART1
,
0
);
clock_set_target_val
(
UART1_CLK_ROOT
,
CLK_ROOT_ON
|
CLK_ROOT_SOURCE_SEL
(
0
));
clock_enable
(
CCGR_UART1
,
1
);
return
;
case
1
:
clock_enable
(
CCGR_UART2
,
0
);
clock_set_target_val
(
UART2_CLK_ROOT
,
CLK_ROOT_ON
|
CLK_ROOT_SOURCE_SEL
(
0
));
clock_enable
(
CCGR_UART2
,
1
);
return
;
case
2
:
clock_enable
(
CCGR_UART3
,
0
);
clock_set_target_val
(
UART3_CLK_ROOT
,
CLK_ROOT_ON
|
CLK_ROOT_SOURCE_SEL
(
0
));
clock_enable
(
CCGR_UART3
,
1
);
return
;
case
3
:
clock_enable
(
CCGR_UART4
,
0
);
clock_set_target_val
(
UART4_CLK_ROOT
,
CLK_ROOT_ON
|
CLK_ROOT_SOURCE_SEL
(
0
));
clock_enable
(
CCGR_UART4
,
1
);
return
;
default:
printf
(
"Invalid uart index
\n
"
);
return
;
}
}
int
clock_init
(
void
)
{
uint32_t
val_cfg0
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment