board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M
Debug trace buffers are memory mapped in DCSR space beyond 4M. Signed-off-by:Stephen George <stephen.george@freescale.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
Showing
- board/freescale/b4860qds/law.c 2 additions, 1 deletionboard/freescale/b4860qds/law.c
- board/freescale/b4860qds/tlb.c 1 addition, 1 deletionboard/freescale/b4860qds/tlb.c
- board/freescale/t4qds/law.c 2 additions, 1 deletionboard/freescale/t4qds/law.c
- board/freescale/t4qds/tlb.c 1 addition, 1 deletionboard/freescale/t4qds/tlb.c
- doc/README.b4860qds 2 additions, 2 deletionsdoc/README.b4860qds
- doc/README.t4240qds 1 addition, 1 deletiondoc/README.t4240qds
Loading
Please register or sign in to comment