Skip to content
Snippets Groups Projects
Commit 2b22fa4b authored by Kumar Gala's avatar Kumar Gala Committed by Andrew Fleming-AFLEMING
Browse files

85xx: Don't icbi when unlocking the cache


There is no reason to icbi when invalidating the temporary stack in
the d-cache.  Its impossible on e500 to have the i-cache contain
any addresses in the temp stack and it can be problematic in generating
transactions on the bus to non-valid addresses.

Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 534ea6b6
No related branches found
No related tags found
No related merge requests found
...@@ -992,7 +992,6 @@ trap_reloc: ...@@ -992,7 +992,6 @@ trap_reloc:
blr blr
#ifdef CFG_INIT_RAM_LOCK
.globl unlock_ram_in_cache .globl unlock_ram_in_cache
unlock_ram_in_cache: unlock_ram_in_cache:
/* invalidate the INIT_RAM section */ /* invalidate the INIT_RAM section */
...@@ -1002,11 +1001,10 @@ unlock_ram_in_cache: ...@@ -1002,11 +1001,10 @@ unlock_ram_in_cache:
andi. r4,r4,0x1ff andi. r4,r4,0x1ff
slwi r4,r4,(10 - 1 - L1_CACHE_SHIFT) slwi r4,r4,(10 - 1 - L1_CACHE_SHIFT)
mtctr r4 mtctr r4
1: icbi r0,r3 1: dcbi r0,r3
dcbi r0,r3
addi r3,r3,CFG_CACHELINE_SIZE addi r3,r3,CFG_CACHELINE_SIZE
bdnz 1b bdnz 1b
sync /* Wait for all icbi to complete on bus */ sync
/* Invalidate the TLB entries for the cache */ /* Invalidate the TLB entries for the cache */
lis r3,CFG_INIT_RAM_ADDR@h lis r3,CFG_INIT_RAM_ADDR@h
...@@ -1020,4 +1018,3 @@ unlock_ram_in_cache: ...@@ -1020,4 +1018,3 @@ unlock_ram_in_cache:
tlbivax 0,r3 tlbivax 0,r3
isync isync
blr blr
#endif
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment