Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
reform-boundary-uboot
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Jack Humbert
reform-boundary-uboot
Commits
24342c0f
Commit
24342c0f
authored
6 years ago
by
Troy Kisky
Browse files
Options
Downloads
Patches
Plain Diff
usd: use fbp_bus_gp
Signed-off-by:
Troy Kisky
<
troy.kisky@boundarydevices.com
>
parent
cb19ea5e
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
board/boundary/usd/usd.c
+20
-22
20 additions, 22 deletions
board/boundary/usd/usd.c
with
20 additions
and
22 deletions
board/boundary/usd/usd.c
+
20
−
22
View file @
24342c0f
...
...
@@ -185,8 +185,7 @@ static const iomux_v3_cfg_t init_pads[] = {
/* PWM4 - Backlight on LVDS connector: J5, pin 35 */
#define GP_BACKLIGHT_LVDS IMX_GPIO_NR(1, 18)
IOMUX_PAD_CTRL
(
SD1_CMD__GPIO1_IO18
,
WEAK_PULLDN_OUTPUT
),
/* 0 is 8 bit */
#define GP_LVDS_J5_PIN36 IMX_GPIO_NR(1, 2)
#define GP_LVDS_BKL_EN IMX_GPIO_NR(1, 2)
IOMUX_PAD_CTRL
(
GPIO_2__GPIO1_IO02
,
WEAK_PULLDN_OUTPUT
),
/* reg_usbotg_vbus */
...
...
@@ -281,12 +280,11 @@ int board_spi_cs_gpio(unsigned bus, unsigned cs)
void
board_enable_lvds
(
const
struct
display_info_t
*
di
,
int
enable
)
{
gpio_set_value
(
GP_BACKLIGHT_LVDS
,
enable
);
gpio_set_value
(
GP_LVDS_J5_PIN36
,
enable
);
}
static
const
struct
display_info_t
displays
[]
=
{
/* IVO Default LVDS Display */
VD_M101NWWB
(
LVDS
,
fbp_detect_i2c
,
2
,
0x38
),
VD_M101NWWB
(
LVDS
,
fbp_detect_i2c
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
/* hdmi */
VD_1280_720M_60
(
HDMI
,
fbp_detect_i2c
,
1
,
0x50
),
...
...
@@ -294,30 +292,30 @@ static const struct display_info_t displays[] = {
VD_1024_768M_60
(
HDMI
,
NULL
,
1
,
0x50
),
/* ft5x06 */
VD_AUO_B101EW05
(
LVDS
,
fbp_detect_i2c
,
2
,
0x38
),
VD_HANNSTAR7
(
LVDS
,
NULL
,
2
,
0x38
),
VD_LG1280_800
(
LVDS
,
NULL
,
2
,
0x38
),
VD_DT070BTFT
(
LVDS
,
NULL
,
2
,
0x38
),
VD_WSVGA
(
LVDS
,
NULL
,
2
,
0x38
),
VD_TM070JDHG30
(
LVDS
,
NULL
,
2
,
0x38
),
VD_AUO_B101EW05
(
LVDS
,
fbp_detect_i2c
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
VD_HANNSTAR7
(
LVDS
,
NULL
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
VD_LG1280_800
(
LVDS
,
NULL
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
VD_DT070BTFT
(
LVDS
,
NULL
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
VD_WSVGA
(
LVDS
,
NULL
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
VD_TM070JDHG30
(
LVDS
,
NULL
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x38
),
/* ili210x */
VD_AMP1024_600
(
LVDS
,
fbp_detect_i2c
,
2
,
0x41
),
VD_AMP1024_600
(
LVDS
,
fbp_detect_i2c
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x41
),
/* egalax_ts */
VD_HANNSTAR
(
LVDS
,
fbp_detect_i2c
,
2
,
0x04
),
VD_LG9_7
(
LVDS
,
NULL
,
2
,
0x04
),
VD_HANNSTAR
(
LVDS
,
fbp_detect_i2c
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x04
),
VD_LG9_7
(
LVDS
,
NULL
,
fbp_bus_gp
(
2
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x04
),
VD_SHARP_LQ101K1LY04
(
LVDS
,
NULL
,
0
,
0x00
),
VD_WXGA
(
LVDS
,
NULL
,
0
,
0x00
),
VD_LD070WSVGA
(
LVDS
,
NULL
,
0
,
0x00
),
VD_WVGA
(
LVDS
,
NULL
,
0
,
0x00
),
VD_AA065VE11
(
LVDS
,
NULL
,
0
,
0x00
),
VD_VGA
(
LVDS
,
NULL
,
0
,
0x00
),
VD_SHARP_LQ101K1LY04
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
VD_WXGA
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
VD_LD070WSVGA
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
VD_WVGA
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
VD_AA065VE11
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
VD_VGA
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
/* uses both lvds connectors */
VD_1080P60
(
LVDS
,
NULL
,
0
,
0x00
),
VD_1080P60_J
(
LVDS
,
NULL
,
0
,
0x00
),
VD_1080P60
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
VD_1080P60_J
(
LVDS
,
NULL
,
fbp_bus_gp
(
0
,
0
,
GP_LVDS_BKL_EN
,
0
)
,
0x00
),
};
#define display_cnt ARRAY_SIZE(displays)
#else
...
...
@@ -340,7 +338,7 @@ static const unsigned short gpios_out_low[] = {
GP_I2C3_J7_RESET
,
GP_PCIE_RESET
,
GP_BACKLIGHT_LVDS
,
GP_LVDS_
J5_PIN36
,
GP_LVDS_
BKL_EN
,
GP_REG_USBOTG
,
/* disable USB otg power */
GP_EMMC_RESET
,
/* hold in reset */
};
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment