Skip to content
Snippets Groups Projects
Commit 0e0dcc19 authored by Wenyou Yang's avatar Wenyou Yang Committed by Jaehoon Chung
Browse files

mmc: sdhci: Fix maximum clock for programmable clock mode


In the programmable clock mode, the SDCLK frequency is incorrectly
assigned when the maximum clock has been assigned during probe,
this causes the SDHCI not work well.

In the programmable clock mode, when calculating the SDCLK Frequency
Select, when the maximum clock has been assigned, it is the actual
value, should not be multiplied by host->clk_mul. Otherwise, the
maximum clock is multiplied host->clk_mul by the base clock achieved
from the BASECLKF field of the Capabilities 0 Register.

Signed-off-by: default avatarWenyou Yang <wenyou.yang@atmel.com>
parent b5511d6c
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment