Skip to content
Snippets Groups Projects
Select Git revision
  • d85879938d3fc3557f6ff74a60f95e0975a314ce
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
8 results

mtd.h

Blame
  • Forked from Reform / reform-boundary-uboot
    Source project has a limited visibility.
    • Thomas Chou's avatar
      d8587993
      dm: implement a MTD uclass · d8587993
      Thomas Chou authored
      
      Implement a Memory Technology Device (MTD) uclass. It should
      include most flash drivers in the future. Though no uclass ops
      are defined yet, the MTD ops could be used.
      
      The NAND flash driver is based on MTD. The CFI flash and SPI
      flash support MTD, too. It should make sense to convert them
      to MTD uclass.
      
      Signed-off-by: default avatarThomas Chou <thomas@wytron.com.tw>
      d8587993
      History
      dm: implement a MTD uclass
      Thomas Chou authored
      
      Implement a Memory Technology Device (MTD) uclass. It should
      include most flash drivers in the future. Though no uclass ops
      are defined yet, the MTD ops could be used.
      
      The NAND flash driver is based on MTD. The CFI flash and SPI
      flash support MTD, too. It should make sense to convert them
      to MTD uclass.
      
      Signed-off-by: default avatarThomas Chou <thomas@wytron.com.tw>
    interrupts.c 2.80 KiB
    /*
     * (C) Copyright 2002
     * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
     * Marius Groeger <mgroeger@sysgo.de>
     *
     * (C) Copyright 2002
     * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
     * Alex Zuepke <azu@sysgo.de>
     *
     * (C) Copyright 2002
     * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
     *
     * See file CREDITS for list of people who contributed to this
     * project.
     *
     * This program is free software; you can redistribute it and/or
     * modify it under the terms of the GNU General Public License as
     * published by the Free Software Foundation; either version 2 of
     * the License, or (at your option) any later version.
     *
     * This program is distributed in the hope that it will be useful,
     * but WITHOUT ANY WARRANTY; without even the implied warranty of
     * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     * GNU General Public License for more details.
     *
     * You should have received a copy of the GNU General Public License
     * along with this program; if not, write to the Free Software
     * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
     * MA 02111-1307 USA
     */
    
    #include <common.h>
    #if defined (CONFIG_IMX)
    
    #include <arm920t.h>
    #include <asm/arch/imx-regs.h>
    
    int interrupt_init (void)
    {
    	int i;
    	/* setup GP Timer 1 */
    	TCTL1 = TCTL_SWR;
    	for ( i=0; i<100; i++) TCTL1 = 0; /* We have no udelay by now */
    	TPRER1 = get_PERCLK1() / 1000000; /* 1 MHz */
    	TCTL1 |= TCTL_FRR | (1<<1); /* Freerun Mode, PERCLK1 input */
    
    	reset_timer_masked();
    
    	return (0);
    }
    
    /*
     * timer without interrupts
     */
    
    void reset_timer (void)
    {
    	reset_timer_masked ();
    }
    
    ulong get_timer (ulong base)
    {
    	return get_timer_masked() - base;
    }
    
    void set_timer (ulong t)
    {
    	/* nop */
    }
    
    void reset_timer_masked (void)
    {
    	TCTL1 &= ~TCTL_TEN;
    	TCTL1 |= TCTL_TEN; /* Enable timer */
    }
    
    ulong get_timer_masked (void)
    {
    	return TCN1;
    }
    
    void udelay_masked (unsigned long usec)
    {
    	ulong endtime = get_timer_masked() + usec;
    	signed long diff;
    
    	do {
    		ulong now = get_timer_masked ();
    		diff = endtime - now;
    	} while (diff >= 0);
    }
    
    void udelay (unsigned long usec)
    {
    	udelay_masked(usec);
    }
    
    /*
     * This function is derived from PowerPC code (read timebase as long long).
     * On ARM it just returns the timer value.
     */
    unsigned long long get_ticks(void)
    {
    	return get_timer(0);
    }
    
    /*
     * This function is derived from PowerPC code (timebase clock frequency).
     * On ARM it returns the number of timer ticks per second.
     */
    ulong get_tbclk (void)
    {
    	ulong tbclk;
    
    	tbclk = CFG_HZ;
    
    	return tbclk;
    }
    
    /*
     * Reset the cpu by setting up the watchdog timer and let him time out
     */
    void reset_cpu (ulong ignored)
    {
    	/* Disable watchdog and set Time-Out field to 0 */
    	WCR = 0x00000000;
    
    	/* Write Service Sequence */
    	WSR = 0x00005555;
    	WSR = 0x0000AAAA;
    
    	/* Enable watchdog */
    	WCR = 0x00000001;
    
    	while (1);
    	/*NOTREACHED*/
    }
    
    #endif /* defined (CONFIG_IMX) */