Skip to content
Snippets Groups Projects
Select Git revision
  • bea8e84b52ac3c499b5868978a29c20cf92cf88f
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
8 results

tqm5200.c

Blame
  • Forked from Reform / reform-boundary-uboot
    Source project has a limited visibility.
    imx27lite.c 2.44 KiB
    /*
     * Copyright (C) 2007 Sascha Hauer, Pengutronix
     * Copyright (C) 2008,2009 Eric Jarrige <jorasse@users.sourceforge.net>
     * Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com>
     *
     * This program is free software; you can redistribute it and/or
     * modify it under the terms of the GNU General Public License as
     * published by the Free Software Foundation; either version 2 of
     * the License, or (at your option) any later version.
     *
     * This program is distributed in the hope that it will be useful,
     * but WITHOUT ANY WARRANTY; without even the implied warranty of
     * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     * GNU General Public License for more details.
     *
     * You should have received a copy of the GNU General Public License
     * along with this program; if not, write to the Free Software
     * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
     * MA 02111-1307 USA
     *
     */
    
    #include <common.h>
    #include <asm/io.h>
    #include <asm/arch/imx-regs.h>
    
    DECLARE_GLOBAL_DATA_PTR;
    
    int board_init(void)
    {
    	struct gpio_regs *regs = (struct gpio_regs *)IMX_GPIO_BASE;
    #if defined(CONFIG_SYS_NAND_LARGEPAGE)
    	struct system_control_regs *sc_regs =
    		(struct system_control_regs *)IMX_SYSTEM_CTL_BASE;
    #endif
    
    	gd->bd->bi_arch_number = MACH_TYPE_IMX27LITE;
    	gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
    
    #ifdef CONFIG_MXC_UART
    	mx27_uart1_init_pins();
    #endif
    #ifdef CONFIG_FEC_MXC
    	mx27_fec_init_pins();
    	imx_gpio_mode((GPIO_PORTC | GPIO_OUT | GPIO_PUEN | GPIO_GPIO | 31));
    	writel(readl(&regs->port[PORTC].dr) | (1 << 31),
    				&regs->port[PORTC].dr);
    #endif
    #ifdef CONFIG_MXC_MMC
    #if defined(CONFIG_MAGNESIUM)
    	mx27_sd1_init_pins();
    #else
    	mx27_sd2_init_pins();
    #endif
    #endif
    
    #if defined(CONFIG_SYS_NAND_LARGEPAGE)
    	/*
    	 * set in FMCR NF_FMS Bit(5) to 1
    	 * (NAND Flash with 2 Kbyte page size)
    	 */
    	writel(readl(&sc_regs->fmcr) | (1 << 5), &sc_regs->fmcr);
    #endif
    	return 0;
    }
    
    int dram_init(void)
    {
    	/* dram_init must store complete ramsize in gd->ram_size */
    	gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
    				PHYS_SDRAM_1_SIZE);
    	return 0;
    }
    
    void dram_init_banksize(void)
    {
    	gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
    	gd->bd->bi_dram[0].size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
    			PHYS_SDRAM_1_SIZE);
    #if CONFIG_NR_DRAM_BANKS > 1
    	gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
    	gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2,
    			PHYS_SDRAM_2_SIZE);
    #endif
    }
    
    int checkboard(void)
    {
    	puts("Board: ");
    	puts(CONFIG_BOARDNAME);
    	return 0;
    }