Select Git revision
fsl_ddr_gen4.c
Forked from
Reform / reform-boundary-uboot
Source project has a limited visibility.
-
York Sun authored
DDR controller 5.2.1 has this erratum A008511 partially fixed. The workaround needs to be adjusted to take advantage of Vref training. This patch enables the training and force output enable to be off. Erratum A009803 requires the controller to be idel before enabling address parity. It was combined with workaround for A008511. With new A008511 flow, this flow needs to be changed to enabling data init (D_INIT) after the address parity is enabled. Signed-off-by:
York Sun <york.sun@nxp.com> Signed-off-by:
Shengzhou Liu <Shengzhou.Liu@nxp.com>
York Sun authoredDDR controller 5.2.1 has this erratum A008511 partially fixed. The workaround needs to be adjusted to take advantage of Vref training. This patch enables the training and force output enable to be off. Erratum A009803 requires the controller to be idel before enabling address parity. It was combined with workaround for A008511. With new A008511 flow, this flow needs to be changed to enabling data init (D_INIT) after the address parity is enabled. Signed-off-by:
York Sun <york.sun@nxp.com> Signed-off-by:
Shengzhou Liu <Shengzhou.Liu@nxp.com>