Select Git revision
emif.h
Forked from
Reform / reform-boundary-uboot
Source project has a limited visibility.
-
Lokesh Vutla authored
The value in SDRAM_REF_CTRL controls the delay time between the initial rising edge of DDR_RESETn to rising edge of DDR_CKE (JEDEC specs this as 500us). In order to achieve this, SDRAM_REF_CTRL should be written with a value corresponding to 500us delay before starting DDR initialization sequence, and configure proper value at the end of sequence. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
Lokesh Vutla authoredThe value in SDRAM_REF_CTRL controls the delay time between the initial rising edge of DDR_RESETn to rising edge of DDR_CKE (JEDEC specs this as 500us). In order to achieve this, SDRAM_REF_CTRL should be written with a value corresponding to 500us delay before starting DDR initialization sequence, and configure proper value at the end of sequence. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>